Index of /internal/projects/368000_DMO_AUV/Schematics/MOTHERBOARD/SCH/2017/SchPcb/allegro/PowerBoard/Imported POWERBOARDREV1.PrjPcb

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[ ]1PPS_FANOUT.SchDoc2017-12-11 14:23 379K 
[ ]BD_COMMS.SchDoc2017-12-11 14:23 34K 
[ ]BD_CONNECTORS.SchDoc2017-12-11 14:23 49K 
[ ]BD_PowerArchitecture.SchDoc2017-12-11 14:23 38K 
[ ]BD_TRIG_1PPS.SchDoc2017-12-11 14:23 55K 
[ ]COMMS_PWR_CHANNELS.SchDoc2017-12-11 14:23 21K 
[ ]DC_DC_3V3.SchDoc2017-12-11 14:23 171K 
[ ]DC_DC_5V.SchDoc2017-12-11 14:23 151K 
[ ]DC_DC_10V.SchDoc2017-12-11 14:23 62K 
[ ]DC_DC_12V.SchDoc2017-12-11 14:23 153K 
[ ]DROP_WEIGHT.SchDoc2017-12-11 14:23 91K 
[ ]ENV_SENSING.SchDoc2017-12-11 14:23 48K 
[DIR]History/2017-12-11 14:23 -  
[ ]OBSOLETE_BLK_DIAGRAM.SchDoc2017-12-11 14:23 83K 
[ ]POWERBOARDREV1.LOG2017-12-11 14:23 69K 
[ ]POWERBOARDREV1.PrjPcb2017-12-11 14:23 52K 
[ ]POWERBOARDREV1.PrjPcbStructure2017-12-11 14:23 53  
[ ]POWERBOARDREV1_Library.SchLib2017-12-11 14:23 341K 
[DIR]PSpice Models/2017-12-11 14:23 -  
[ ]PWR_CONNECTORS.SchDoc2017-12-11 14:23 294K 
[ ]SCRATCH_PAD.SchDoc2017-12-11 14:23 15K 
[ ]STBY_PWR_ACOMMS.SchDoc2017-12-11 14:23 146K 
[ ]SWITCHED_BUS.SchDoc2017-12-11 14:23 127K 
[ ]SerialCables.SchDoc2017-12-11 14:23 26K 
[ ]TRIG_1PPS_ISO_POWER.SchDoc2017-12-11 14:23 243K 
[ ]TRIG_FANOUT_5V_BUS_DVL_.SchDoc2017-12-11 14:23 170K 
[ ]TRIG_FANOUT_F1.SchDoc2017-12-11 14:23 124K 
[ ]TRIG_FANOUT_F2.SchDoc2017-12-11 14:23 123K 
[ ]TRIG_FANOUT_F3.SchDoc2017-12-11 14:23 123K 
[ ]TRIG_FANOUT_F4.SchDoc2017-12-11 14:23 123K 
[ ]TRIG_uCNTLR_SPI_UART_7.SchDoc2017-12-11 14:23 109K 
[DIR]__Previews/2017-12-11 14:23 -  
[ ]uCHIP_XLP.SchDoc2017-12-11 14:23 243K 
Apache/2.4.52 (Ubuntu) Server at docs.mbari.org Port 80