



IEEE 802.3af POWER INTERFACE SWITCH FOR POWER OVER ETHERNET (PoE) POWERED DEVICES

FEATURES

- Integrated Power Interface Switch for IEEE 802.3af Powered Devices (PDs)
- Provides PD Detection Signature
- Provides PD Classification Signature (Class 0–4)
- Programmable Inrush Current Limit
- Internal 0.3-Ω Low-Side FET
- Interfaces to DC/DC Soft-Start for DC/DC Enable
- Internal Thermal Protection – Disconnects PD Load
- Minimal External Parts Count
- 8-Pin SOIC, 8-Pin TSSOP Packages

APPLICATIONS

- VoIP Phones
- Internet Appliances
- Wireless LAN Access Points
- Bluetooth™ Access Points


DESCRIPTION

Acting as an interface between the power sourcing equipment (PSE) and the powered device (PD), the TPS2370 performs all detection, classification, inrush current limiting, and switch FET control that is necessary for compliance with the IEEE 802.3af Standard. An internal 0.3-Ω FET provides maximum power delivery. As an additional feature, the TPS2370 interfaces with the enable/soft-start signal of a dc-to-dc converter, eliminating the need to have an accurate UVLO in the dc-to-dc converter.

At low input voltages (1.8 V to 10 V), the TPS2370 draws less than 12 μA, allowing accurate sensing of the external 24.9-kΩ discovery resistor. At input voltages between 15 V and 20 V, an external resistor sets the level of current to be drawn during classification mode. TPS2370 is compatible with current as well as voltage measurement schemes for classification. Above 20-V input, the classification current is shut off, reducing internal power dissipation.

The TPS2370 drives an internal low-side FET for control of the return side of the power path. The internal FET is turned on when the input voltage reaches 40 V and above. When the input voltage decreases, the FET remains on until the input voltage drops to below 30 V.

TYPICAL APPLICATION



UDG-03057



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD™ is a trademark of Texas Instruments. Bluetooth™ is a trademark of Bluetooth SIC, Inc.

DESCRIPTION (CONTINUED)

During initial turnon of the switch (inrush mode), an external resistor is used to program the inrush current, allowing a wide range of capacitor values to be used at the load. According to IEEE 802.3af specification, inrush current of 400 mA is allowed only for 50 ms, limiting the load capacitor to approximately 180 μ F. A programmable inrush current limit removes this limitation, allowing a larger capacitor to be used with a lower inrush current limit.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_A	PACKAGE ⁽¹⁾	PART NUMBER
0°C to 70°C	Plastic TSSOP (PW)	TPS2370PW
	Plastic SOIC (D)	TPS2370D

(1) The PW and D packages are also available taped and reeled. Add an R suffix to the device type (i.e., TPS2370PWR).

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted ⁽²⁾

		TPS2370	UNIT
Input voltage range, wrt V_{EE}	ILIM	4	V
	CLASS	12	
	DET, RTN, EN_DC, VDD	68	
	EN_DC (wrt RTN)	5	
Operating junction temperature range, T_J		–55 to 150	°C
Storage temperature, T_{Stg}		–65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		300	°C

(2) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage, V_I		48	57	V
Operating junction temperature, T_J	0		70	°C

DISSIPATION RATINGS⁽³⁾⁽⁴⁾

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	$T_A < 25^\circ\text{C}$ POWER RATING	$T_A = 25^\circ\text{C}$ DERATING FACTOR	$T_A = 70^\circ\text{C}$ POWER RATING
8-Pin Plastic TSSOP (PW)	258.5°C/W	464 mW	3.9 mW/°C	290 mW
8-Pin Plastic SOIC (D)	176.0°C/W	682 mW	5.7 mW/°C	426 mW

(3) Test board conditions:

1. 3" x 3", 4 layers, thickness: 0.062"
2. 1.5 oz. copper traces located on the top of the PCB
3. 1.5 oz. copper ground plane on the bottom of the PCB
4. 0.5 oz. copper ground planes on the 2 internal layers
5. 12 thermal vias


(4) Maximum power dissipation may be limited by overcurrent protection.

ELECTRICAL CHARACTERISTICS

V_{DD} = 48 V; T_A = 0°C to 70°C; all voltages and currents are with respect to V_{EE}; (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
Offset current	V _{DD} = 1.8 V, DET = OPEN			3	μA
I _{DD} Sleep current	1.8 V ≤ V _{DD} < 10 V, DET = OPEN		5	12	
I _{DET} Detection load current	R _{DET} = 24.9 kΩ, V _{DD} = 1.8 V	70	73	76	
	R _{DET} = 24.9 kΩ, V _{DD} = 9.5 V	380	390	400	
Classification current threshold	Turn on	10.0	12.5	14.0	V
	Turn off	21.5	22.5	23.5	
V _{DD} current class 0	0.44 W ≤ P _{POE} ≤ 12.95 W, 15 V ≤ V _{DD} ≤ 20 V, R _{CLASS} = 4.42 kΩ	2.2	2.5	2.8	mA
V _{DD} current class 1	0.44 W ≤ P _{POE} ≤ 3.84 W, 15 V ≤ V _{DD} ≤ 20 V, R _{CLASS} = 953 Ω	10.4	10.8	11.5	
V _{DD} current class 2	3.84 W ≤ P _{POE} ≤ 6.49 W, 15 V ≤ V _{DD} ≤ 20 V, R _{CLASS} = 549 Ω	18.1	18.6	19.5	
V _{DD} current class 3	6.49 W ≤ P _{POE} ≤ 12.95 W, 15 V ≤ V _{DD} ≤ 20 V, R _{CLASS} = 357 Ω	27.7	28.4	29.9	
V _{DD} current class 4	Reserved for future use, 15 V ≤ V _{DD} ≤ 20 V, R _{CLASS} = 255 Ω	38.5	39.6	42.0	
V _{DD} quiescent current	30 V ≤ V _{DD} ≤ 57 V, R _{CLASS} = 255 Ω		500	800	μA
Input UVLO threshold	Turn on	38.6	40.2	41.8	V
	Turn off	30.2	31.4	32.6	
UVLO hysteresis		7.8	8.8	9.8	
EN_DC sink current		40	80	200	μA
RTN threshold for EN_DC		1.2	1.5	1.8	V
DMOS R _{DS(on)}	I _{RTN} = 200 mA	0.15	0.30	0.60	Ω
Full load current limit	V _{RTN} < 1.5 V	405	455	505	mA
ILIM current limit programming	R _{LIM} = 125 kΩ, V _{RTN} > 1.5 V during startup	180	250	300	
Thermal shutdown temperature			144		°C
Thermal shutdown hysteresis			20		

**D OR PW PACKAGE
(TOP VIEW)**



TERMINAL FUNCTIONS

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLASS	2	O	Sets classification level with a single resistor to VEE. A precision voltage of 10 V is applied to this pin during classification. R _{CLASS} values listed in Table 1.
DET	3	O	Connect the 24.9-kΩ detection resistor (R _{DET}) between this pin and VDD.
EN_DC	6	O	Ties to dc-to-dc converter's shutdown or soft-start pin. Sinks 80 μA until the load capacitor is fully charged.
ILIM	1	O	Sets start-up current limit level with a resistor to VEE. If using C _{DC2DCIN} > 180 μF, I _{RUSH} must be less than 400 mA. Extra capacitance on ILIM pin can cause oscillations in the current waveform.
RTN	5	O	Return pin. Connect this pin to input return side of the dc-to-dc converter.
VDD	8	I	Connection to PD input port positive voltage.
VEE	4	I	Input side power return for the controller.

$$(1) I_{\text{INRUSH}} = 450 \text{ mA} - \left(\frac{25 \text{ k}\Omega}{R_{\text{LIM}}} \right) \times (1 \text{ A})$$

DETAILED PIN DESCRIPTIONS**ILIM (Pin 1)**

Inrush current limiting pin. This pin is used to program the inrush current of the device. By placing a resistor to VEE from this pin, the inrush current into the load is limited via the following equation:

$$I_{\text{INRUSH}} = 450 \text{ mA} - \left(\frac{25 \text{ k}\Omega}{R_{\text{LIM}}} \right) \times (1 \text{ A}) \quad (1)$$

CLASS (Pin 2)

Classification pin. The PD can be optionally classified by adding a resistor from this pin to ground. The resistor specific to each class is given in *Table 1: PoE Classification Resistance Values*.

DET (Pin3)

Detection pin. This pin is used to set up the detection resistance during PD detection. By tying a resistor, R_{DET}, from this pin to VDD, the user sets the detection resistance. It should be noted that the device itself looks like approximately 1 MΩ of resistance in parallel with R_{DET}.

VEE (Pin 4)

Negative supply to the device.

RET (Pin 5)

Negative supply to the load. This pin is the drain side of a FET between the RET pin and the VEE pin, providing hot swap capabilities to the load. When the FET is switched on, there is approximately 300 mΩ between this pin and VEE.

EN_DC (Pin 6)

Enable pin for the load. This pin is intended to be used with a dc-to-dc coverter with a soft start capacitor. When power is not available to the dc-to-dc converter, this pin sinks 80 μA and holds off the soft-start capacitor on the dc-to-dc converter. Once the voltage across the load is within 1.5 V of its final value, the EN_DC pin stops drawing current and becomes high impedance, allowing the dc-to-dc converter to soft start normally.


VDD (Pin 8)

Positive supply to the device.

Table 1. PoE Classification Resistance Values


CLASS	RESISTANCE (R _{CLASS}) VALUE (Ω)	POWERED DEVICES (PDs) Power (W)	CLASSIFICATION CURRENT (mA)
0	4420	0.44 – 12.95	2.5
1	953	0.44 – 3.84	10.8
2	549	3.84 – 6.49	18.6
3	357	6.49 – 12.95	28.4
4	255	reserved for future use	39.6

INTERNAL BLOCK DIAGRAM




UDG-02102

STATE DIAGRAM



MACHINE STATE



APPLICATION INFORMATION

OVERVIEW

With the addition of power via media-dependent interface (MDI) to the IEEE 802.3af Standard, all data terminal equipment (DTE) now has the option to receive power over existing cabling that is used for data transmission. The IEEE 802.3af Standard defines the requirements associated with providing and receiving power over the existing cabling. The power sourcing equipment (PSE) provides the power on the cable and the powered device (PD) receives the power. As part of the IEEE 802.3af Standard, the interface between the PSE and PD is defined as it relates to the detection and classification protocol.

POWER SOURCING EQUIPMENT DETECTION OF A POWERED DEVICE

A powered device (PD) draws power or requests power by participating in a PD detection algorithm. This algorithm requires the power sourcing equipment (PSE) to probe the link looking for a valid PD. The PSE probes the link by sending out a voltage between 2.8 V and 10 V across the power lines. A valid PD detects this voltage and places a resistance of between 23.75 k Ω and 26.25 k Ω across the power lines. Naturally, the current varies depending on the input voltage. On detecting this current, the PSE concludes that a valid PD is connected at the end of the ethernet cable and is requesting power.

If the powered device (PD) is in a state in which it does not accept power, the PD is required to place a resistance above or below the values listed for a valid PD. On the lower end, a range between 12 k Ω and 23.75 k Ω signifies that the PD does not require power. On the higher end, the range is defined to be between 26.25 k Ω and 45 k Ω . Any resistance value less than 12 k Ω and greater than 45 k Ω , is interpreted by the PSE as a nonvalid PD detection signature.

The TPS2370 participates in the detection algorithm by activating an internal FET, which connects the DET pin of the device to VEE. As a result, any resistance connected between VDD and the DET pin of the TPS2370 is, in effect, across the power lines. This internal FET is active only when input power to the PD is between 2.8 V and 10 V.

POWER SOURCING EQUIPMENT CLASSIFICATION OF A POWERED DEVICE

After the detection phase, the PSE can optionally initiate a classification of the PD. The classification of a PD is used by the PSE to determine the maximum power required by the PD during normal operation. Five different levels of classification are defined by the IEEE 802.3af Standard. These levels are shown in Table 2.

Table 2. Powered Device Classification Levels

CLASS	USAGE	POWER DEVICE POWER (W)		CLASSIFICATION CURRENT (mA)	
		MIN	MAX	MIN	MAX
0	Default	0.44	12.95	0	4
1	Optional	0.44	3.84	9	12
2	Optional	3.84	6.49	17	20
3	Optional	6.49	12.95	26	30
4	Not allowed	reserved for future use		36	44

Classification of the PD is optionally performed by the PSE only after a valid PD has been detected. To determine PD classification, the PSE increases the voltage across the power lines to between 15.5 V and 20.5 V. The amount of current drawn by the PD determines the classification (see Table 2).

When the input voltage to the TPS2370 is between 14.0 V and 20.5 V, the TPS2370 uses an internal regulator to generate a fixed voltage on the CLASS pin. A resistor connected between the CLASS pin and VEE draws a fixed amount of current and thereby defines the classification level of the PD.

APPLICATION INFORMATION

POWER SOURCING EQUIPMENT POWER TO THE POWERED DEVICE

On completion of the detection and optional classification phases, the PSE ramps its output voltage above 42 V. Once the UVLO threshold has been reached, the internal FET is turned on. At this point, the PD begins to operate normally and it continues to operate normally as long as the input voltage remains above 30 V. For most PDs, this input voltage is down-converted using an onboard dc-to-dc converter to generate the required voltages.

The TPS2370 is designed to apply the PSE output voltage of 36 V to 57 V across the input of the onboard dc-to-dc converter. This is accomplished on the TPS2370 by turning on an internal pass FET located across the power return.

PROGRAMMING THE INRUSH CURRENT

During the initial turnon of the pass FET, an inrush current is created from the charging of the capacitance at the input of the dc-to-dc converter. According to the IEEE 802.3af specification, if the input capacitance is less than 180 μ F, the PSE limits the inrush current. If the input capacitance is greater than 180 μ F, the IEEE 802.3af specification requires the PD to limit the inrush current to less than 400 mA.

In order to satisfy the IEEE 802.3af requirements, the TPS2370 has been designed for a typical current limit of 450 mA. This current limit setting satisfies the normal operation requirements as well as the inrush requirements for a capacitive load of 180 μ F or less. If a larger load capacitor is desired, the TPS2370 has been designed with a programmable inrush current limit feature. This feature allows the designer the option of using a capacitor larger than 180 μ F. Note that the inrush current feature may also be used to lower voltage drops in the cabling between the PSE and the PD during start-up.

The programmable inrush current limit has a range of 50 mA to 449 mA. The limit is set by connecting an external resistor from ILIM (pin 1) to VEE (pin 4) of the TPS2370. Equation (1) shows the calculation for the programmable inrush current limit.

$$I_{\text{INRUSH}} = 450 \text{ mA} - \left(\frac{25 \text{ k}\Omega}{R_{\text{LIM}}} \right) \times (1 \text{ A}) \quad (2)$$

where R_{LIM} is a value between 63.5 k Ω and 25 M Ω .

USING EN_DC AS A SOFT-START OR A POWER-GOOD FUNCTION

The EN_DC pin is an output intended for use as a soft-start for a dc-to-dc converter. During the initial turnon of the pass FET, an internal 80- μ A current sink is enabled on the EN_DC pin. This internal current sink is removed only after the load capacitance has been charged to within 1.5-V of the supply voltage. By connecting the EN_DC output to the soft-start capacitor of a dc-to-dc converter, the internal current sink keeps the dc-to-dc converter off during start-up. Once the voltage across the converter has reached within 1.5 V of full voltage, the dc-to-dc converter is allowed to soft start.

For operation as a power-good output, the EN_DC requires an external pull-up resistor. A 1-M Ω resistor is recommended. The EN_DC output also requires a clamp to limit the output voltage to within recommended operating levels. A 5-V zener diode connected between EN_DC and RTN (pin 5 of the TPS2370) is recommended. This configuration allows the EN_DC pin to act as an open-drain output with which many designers are more familiar.

APPLICATION INFORMATION

SURGE SUPPRESSION

As specified in the *Absolute Maximum Ratings* table, the absolute maximum input voltage of the TPS2370 is 68 V. The IEEE 802.3af Power-over-Ethernet Standard specifies the voltage range of PSE output as between 44 V and 57 V. This PSE output voltage range would be reduced by cable, connector, and other IR drops between the PSE and the TPS2370 in the PD. However, the use of extended cable lengths and transformers in some applications may induce transients in excess of 68 V during a hot plug event. To manage these transient events and keep them from significantly exceeding the application's maximum voltage, a transorb such as the SMAJ54A should be placed between the positive input supply, VDD (pin 8), and the negative input supply, VEE (pin 4). This, combined with a 0.1- μ F bypass capacitor in parallel with the transorb, helps to protect the TPS2370 from damage caused by transients during hot plug events. The transorb or zener diode should be selected such that it does not zener below the maximum required application voltage of 57 V, but before reaching the 68-V absolute maximum rating. For layout purposes, the 0.1- μ F capacitor should be placed as close as possible to the device; the transorb or zener diode should be placed as close to the supply connector as possible. Based on the nature of the PD application, these measures should be considered an implementation requirement.

USE OF BARREL RECTIFIERS

Many applications use barrel rectifiers after the RJ-45 connector in order to be polarity insensitive. Barrel rectifiers in front of the TPS2370 cause the voltages at the device to be lower than the voltages at the RJ-45. The TPS2370 allows for this and is IEEE802.3af compliant during the detection and classification phases. For the detection phase, the device begins detection for voltages as low as 1.3 V across the supply pins. For the optional classification phase, the device is guaranteed to start classification below 14 V across the supply pins. Once classification has been engaged, it becomes latched-in and further voltage drops due to cable resistance and class current does not cause it to switch out of classification. Thus, the TPS2370 allows for at least a 1.5-V drop between the RJ-45 and the TPS2370 due to barrel rectifiers during both detection and classification phases.

However, in cases where the PSE is operating at the minimum class voltage (15.5 V) and there is a 20- Ω , 100-m cable between the PSE and the PD, class 3 devices may not classify correctly when using barrel rectifiers. Class 3 device designs should include Schottky diodes to handle all corner cases, or switch to class 0 devices when using barrel rectifiers.

THERMAL SHUTDOWN

In the event of a short circuit or overload condition, the TPS2370 begins to heat up until thermal shutdown is reached. Once thermal shutdown is reached, the internal FET is switched off, removing the load from the supply. After the device has cooled sufficiently, it retries by restarting the internal FET. If the overload or short is not removed, the device cycles thermal shutdown seven times before latching the internal FET off. Once the internal FET is latched off, power needs to be cycled to reset the latch.

APPLICATION INFORMATION

Figure 1 shows an application where $40\text{ V} < V_{IN} < 57\text{ V}$. In this case, the brick supply is greater than 40 V and goes through TPS2370.




Figure 1. For Applications $40\text{ V} < V_{IN} < 57\text{ V}$.

Figure 2 shows an application where $V_{IN} < 40\text{ V}$. In this application, the brick supply is bypassing the switch. Consequently, the dc-to-dc converter can operate from any voltage. However, for $V_{BRICK} < 23\text{ V}$, a class 0 resistor ($R_{CLASS} = 4.42\text{ k}\Omega$) is recommended. This minimizes the power dissipation in TPS2370 if V_{BRICK} falls in the classification voltage range (15 V to 20 V). The 80- μA current sink on EN_DC pin is enabled only if $V_{DD} > 40\text{ V}$.




Figure 2. For Applications $V_{IN} < 40\text{ V}$.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2370D	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370DG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370DR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370DRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370PW	NRND	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370PWG4	NRND	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370PWR	NRND	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2370PWRG4	NRND	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2370DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2370PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2370DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2370PWR	TSSOP	PW	8	2000	346.0	346.0	29.0

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
 - E. Reference JEDEC MS-012 variation AA.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated