gpio_13xx.h

Go to the documentation of this file.

/*
 * @brief LPC13xx GPIO driver
 *
 * @note
 * Copyright(C) NXP Semiconductors, 2012
 * All rights reserved.
 *
 * @par
 * Software that is described herein is for illustrative purposes only
 * which provides customers with programming information regarding the
 * LPC products.  This software is supplied "AS IS" without any warranties of
 * any kind, and NXP Semiconductors and its licensor disclaim any and
 * all warranties, express or implied, including all implied warranties of
 * merchantability, fitness for a particular purpose and non-infringement of
 * intellectual property rights.  NXP Semiconductors assumes no responsibility
 * or liability for the use of the software, conveys no license or rights under any
 * patent, copyright, mask work right, or any other intellectual property rights in
 * or to any products. NXP Semiconductors reserves the right to make changes
 * in the software without notification. NXP Semiconductors also makes no
 * representation or warranty that such application will be suitable for the
 * specified use without further testing or modification.
 *
 * @par
 * Permission to use, copy, modify, and distribute this software and its
 * documentation is hereby granted, under NXP Semiconductors' and its
 * licensor's relevant copyrights in the software, without fee, provided that it
 * is used in conjunction with NXP Semiconductors microcontrollers.  This
 * copyright, permission, and disclaimer notice must appear in all copies of
 * this code.
 */

#ifndef __GPIO_13XX_H_
#define __GPIO_13XX_H_

#ifdef __cplusplus
extern "C" {
#endif

#if defined(CHIP_LPC1343)
#define LPC_GPIO_PORTn_BASE(base, port) ((LPC_GPIO_T *) (((uint32_t) base) + (port * 0x10000)))
#endif

void Chip_GPIO_Init(LPC_GPIO_T *pGPIO);

STATIC INLINE void Chip_GPIO_WritePortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit, bool setting)
{
#if defined(CHIP_LPC1347)
 IP_GPIO_WritePortBit(pGPIO, port, bit, setting);
#else
 IP_GPIO_WritePortBit(LPC_GPIO_PORTn_BASE(pGPIO, port), bit, setting);
#endif
}

STATIC INLINE void Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit, bool setting)
{
#if defined(CHIP_LPC1347)
 IP_GPIO_WriteDirBit(pGPIO, port, bit, setting);
#else
 IP_GPIO_WriteDirBit(LPC_GPIO_PORTn_BASE(pGPIO, port), bit, setting);
#endif
}

STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit)
{
#if defined(CHIP_LPC1347)
 return IP_GPIO_ReadPortBit(pGPIO, port, bit);
#else
 return IP_GPIO_ReadPortBit(LPC_GPIO_PORTn_BASE(pGPIO, port), bit);
#endif
}

STATIC INLINE bool Chip_GPIO_ReadDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit)
{
#if defined(CHIP_LPC1347)
 return IP_GPIO_ReadDirBit(pGPIO, port, bit);
#else
 return IP_GPIO_ReadDirBit(LPC_GPIO_PORTn_BASE(pGPIO, port), bit);
#endif
}

STATIC INLINE void Chip_GPIO_IntCmd(LPC_GPIO_T *pGPIO, uint8_t portNum, uint8_t bitValue, IP_GPIOPININT_MODE_T mode)
{
#if defined(CHIP_LPC1347)
 IP_GPIOPININT_IntCmd(LPC_GPIO_PIN_INT, portNum, mode);
#else
 IP_GPIO_IntCmd(LPC_GPIO_PORTn_BASE(pGPIO, portNum), bitValue, mode);
#endif
}

STATIC INLINE bool Chip_GPIO_IntGetStatus(LPC_GPIO_T *pGPIO, uint8_t portNum, uint8_t pinNum, uint8_t mode)
{
#if defined(CHIP_LPC1347)
 return IP_GPIOPININT_IntGetStatus(LPC_GPIO_PIN_INT, portNum);
#else
 return IP_GPIO_IntGetStatus(LPC_GPIO_PORTn_BASE(pGPIO, portNum), pinNum);
#endif
}

STATIC INLINE void Chip_GPIO_IntClear(LPC_GPIO_T *pGPIO, uint8_t portNum, uint8_t bitValue)
{
#if defined(CHIP_LPC1347)
 IP_GPIOPININT_IntClear(LPC_GPIO_PIN_INT, portNum);
#else
 IP_GPIO_IntClear(LPC_GPIO_PORTn_BASE(pGPIO, portNum), bitValue);
#endif
}

#if defined(CHIP_LPC1347)

STATIC INLINE void Chip_GPIOGP_IntInit(IP_GPIOGROUPINT_001_T *pGPIOGPINT, uint8_t portComb, uint8_t portTrigger)
{
 IP_GPIOGP_IntInit(pGPIOGPINT, portComb, portTrigger);
}

STATIC INLINE void Chip_GPIOGP_IntPinAdd(IP_GPIOGROUPINT_001_T *pGPIOGPINT,
           uint8_t portNum,
           uint8_t pinNum,
           bool activeMode)
{
 IP_GPIOGP_IntPinAdd(pGPIOGPINT, portNum, pinNum, activeMode);
}

STATIC INLINE void Chip_GPIOGP_IntPinRemove(IP_GPIOGROUPINT_001_T *pGPIOGPINT, uint8_t portNum, uint8_t pinNum)
{
 IP_GPIOGP_IntPinRemove(pGPIOGPINT, portNum, pinNum);
}

STATIC INLINE bool Chip_GPIOGP_IntGetStatus(IP_GPIOGROUPINT_001_T *pGPIOGPINT)
{
 return IP_GPIOGP_IntGetStatus(pGPIOGPINT);
}

STATIC INLINE void Chip_GPIOGP_IntClear(IP_GPIOGROUPINT_001_T *pGPIOGPINT)
{
 IP_GPIOGP_IntClear(pGPIOGPINT);
}

#endif /* defined(CHIP_LPC1347)*/

void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out);

#if defined(CHIP_LPC1347)

STATIC INLINE void Chip_FIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
 /* Same with Chip_GPIO_SetDir() */
 Chip_GPIO_SetDir(pGPIO, portNum, bitValue, out);
}

STATIC INLINE void Chip_FIO_SetValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
 /* Same with GPIO_SetValue() */
 pGPIO->SET[portNum] = bitValue;
}

STATIC INLINE void Chip_FIO_ClearValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
 /* Same with GPIO_ClearValue() */
 pGPIO->CLR[portNum] = bitValue;
}

STATIC INLINE uint32_t Chip_FIO_ReadValue(LPC_GPIO_T *pGPIO, uint8_t portNum)
{
 /* Same with GPIO_ReadValue() */
 return pGPIO->PIN[portNum];
}

#endif /*defined(CHIP_LPC1347)*/

STATIC INLINE void Chip_GPIO_SetValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
#if defined(CHIP_LPC1347)
 pGPIO->SET[portNum] = bitValue;
#else
 IP_GPIO_WritePort(LPC_GPIO_PORTn_BASE(pGPIO, portNum), bitValue, bitValue);
#endif
}

STATIC INLINE void Chip_GPIO_ClearValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
#if defined(CHIP_LPC1347)
 pGPIO->CLR[portNum] = bitValue;
#else
 IP_GPIO_WritePort(LPC_GPIO_PORTn_BASE(pGPIO, portNum), bitValue, ~bitValue);
#endif
}

STATIC INLINE uint32_t Chip_GPIO_ReadValue(LPC_GPIO_T *pGPIO, uint8_t portNum)
{
#if defined(CHIP_LPC1347)
 return pGPIO->PIN[portNum];
#else
 return IP_GPIO_ReadPort(LPC_GPIO_PORTn_BASE(pGPIO, portNum));
#endif
}

#ifdef __cplusplus
}
#endif

#endif /* __GPIO_13XX_H_ */