timer_17xx_40xx.h

Go to the documentation of this file.

/*
 * @brief LPC17xx/40xx Timer/PWM control functions
 *
 * @note
 * Copyright(C) NXP Semiconductors, 2012
 * All rights reserved.
 *
 * @par
 * Software that is described herein is for illustrative purposes only
 * which provides customers with programming information regarding the
 * LPC products.  This software is supplied "AS IS" without any warranties of
 * any kind, and NXP Semiconductors and its licensor disclaim any and
 * all warranties, express or implied, including all implied warranties of
 * merchantability, fitness for a particular purpose and non-infringement of
 * intellectual property rights.  NXP Semiconductors assumes no responsibility
 * or liability for the use of the software, conveys no license or rights under any
 * patent, copyright, mask work right, or any other intellectual property rights in
 * or to any products. NXP Semiconductors reserves the right to make changes
 * in the software without notification. NXP Semiconductors also makes no
 * representation or warranty that such application will be suitable for the
 * specified use without further testing or modification.
 *
 * @par
 * Permission to use, copy, modify, and distribute this software and its
 * documentation is hereby granted, under NXP Semiconductors' and its
 * licensor's relevant copyrights in the software, without fee, provided that it
 * is used in conjunction with NXP Semiconductors microcontrollers.  This
 * copyright, permission, and disclaimer notice must appear in all copies of
 * this code.
 */

#ifndef __TIMER_17XX_40XX_H_
#define __TIMER_17XX_40XX_H_

#ifdef __cplusplus
extern "C" {
#endif

STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 return IP_TIMER_MatchPending(pTMR, matchnum);
}

STATIC INLINE bool Chip_TIMER_CapturePending(LPC_TIMER_T *pTMR, int8_t capnum)
{
 return IP_TIMER_CapturePending(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_ClearMatch(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_ClearCapture(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_ClearCapture(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_Enable(LPC_TIMER_T *pTMR)
{
 IP_TIMER_Enable(pTMR);
}

STATIC INLINE void Chip_TIMER_Disable(LPC_TIMER_T *pTMR)
{
 IP_TIMER_Disable(pTMR);
}

STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
 return IP_TIMER_ReadCount(pTMR);
}

STATIC INLINE uint32_t Chip_TIMER_ReadPrescale(LPC_TIMER_T *pTMR)
{
 return IP_TIMER_ReadPrescale(pTMR);
}

STATIC INLINE void Chip_TIMER_PrescaleSet(LPC_TIMER_T *pTMR, uint32_t prescale)
{
 IP_TIMER_PrescaleSet(pTMR, prescale);
}

STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
 IP_TIMER_SetMatch(pTMR, matchnum, matchval);
}

STATIC INLINE uint32_t Chip_TIMER_ReadCapture(LPC_TIMER_T *pTMR, int8_t capnum)
{
 return IP_TIMER_ReadCapture(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
 IP_TIMER_Reset(pTMR);
}

STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_MatchEnableInt(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_MatchDisableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_MatchDisableInt(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_ResetOnMatchEnable(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_ResetOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_ResetOnMatchDisable(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_StopOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_StopOnMatchEnable(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_StopOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 IP_TIMER_StopOnMatchDisable(pTMR, matchnum);
}

STATIC INLINE void Chip_TIMER_CaptureRisingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureRisingEdgeEnable(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_CaptureRisingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureRisingEdgeDisable(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_CaptureFallingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureFallingEdgeEnable(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_CaptureFallingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureFallingEdgeDisable(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_CaptureEnableInt(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureEnableInt(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_CaptureDisableInt(LPC_TIMER_T *pTMR, int8_t capnum)
{
 IP_TIMER_CaptureDisableInt(pTMR, capnum);
}

STATIC INLINE void Chip_TIMER_ExtMatchControlSet(LPC_TIMER_T *pTMR, int8_t initial_state,
             IP_TIMER_PIN_MATCH_STATE_T matchState, int8_t matchnum)
{
 IP_TIMER_ExtMatchControlSet(pTMR, initial_state, matchState, matchnum);
}

STATIC INLINE void Chip_TIMER_TIMER_SetCountClockSrc(LPC_TIMER_T *pTMR,
              IP_TIMER_CAP_SRC_STATE_T capSrc,
              int8_t capnum)
{
 IP_TIMER_SetCountClockSrc(pTMR, capSrc, capnum);
}

void Chip_TIMER_Init(LPC_TIMER_T *pTMR);

void Chip_TIMER_DeInit(LPC_TIMER_T *pTMR);

#ifdef __cplusplus
}
#endif

#endif /* __TIMER_17XX_40XX_H_ */