RDC FPGA bin file for 7150 system 

rev 1B23

single rack with 144 channels centered in a 288 channel packet and zero filled

BITE is not enabled but the rev can be read through debug board

The input RX timing is the same as in the 7111 DDS system