




Introduction


Many PCB's used in today's market have real estate restrictions, meaning less room is available for routing and vias. Designers get round this problem using Blind and Buried Vias. The three types of standard vias are shown in the figure below. 1 is a Through Via, 2 is a Blind Via and 3 is a Buried via. Blind and buried vias will save room because the holes do not extend through the whole PCB. The downside to using this technology is increased cost during manufacture of the bare board.



How to define a Blind and Buried Vias.

PCB Editor uses standard through hole vias as a basis for any blind / buried vias. A via is a standard padstack normally named via for ease of use during Constraint Manager setup. They are stored in the padpath location and can then be added to any design database.

To setup a Blind or Buried via firstly ensure that the stack-up or cross section of the PCB has been defined, then use Setup > B/B Via Definitions > Define B/B Via (Allegro) or Setup > Define B/B Vias (OrCAD). The following GUI appears: -




BBVia Padstack - Indicates the name of the blind / buried via, you can call these what you want, it can be recommended that part of the name includes the start / end layers e.g. bbvia_l1_l2 (a blind via from Layer1 to Layer2).

Padstack to Copy - Indicates the name of the padstack you are copying from the library from which the new via is created. The button to the right of the Padstack to Copy field displays a data browser containing a list of available database/library padstacks.

Start Layer - Displays a pop-up list of the etch layers in the design. Choose the name of the etch layer that begins the new padstack.

End Layer - Displays a list of the etch layers in the design. Choose the name of the etch layer that ends the new padstack.



The following screenshot shows two Blind and two Buried vias and the via padstack name they are based on. The start and end layers signify which layers they start and finish on.



Once the bb vias have been defined they need to be added to the Physical Constraint Sets in Constraint Manager the same as you would add a through hole via. Launch Constraint Manager, Setup > Constraints > Constraint Manager (Allegro) or Setup > Constraints (OrCAD) then go to Physical Constraint Set > All Layers

Electrical															
Physical															
Physical Constraint Set															
All Layers															
Net															
All Layers															
Region															
Objects			Referenced Physical Cset	Line Width		Neck		Differential Pair						Vias	
Type	S	Name		Min	Max	Min Width	Max Length	Min Line Spacing	Primary Gap	Neck Gap	(+)Tolerance	(-)Tolerance			
				mm	mm	mm	mm	mm	mm	mm	mm	mm	mm		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
Den		DEMOP-placed	DEFAULT	0.200	0.000	0.150	2.500	0.000	0.000	0.000	0.000	0.000	0.000	VIA	
PCS		DEFAULT		0.200	0.000	0.150	2.500	0.000	0.000	0.000	0.000	0.000	0.000	VIA	

Click on the VIA in the Vias column. The newly defined BB Vias will be available in the Top Left Hand List. Double Click each one to move it into the Via List on the right hand side.



The vias are graphically displayed on the viewer (shown undocked) showing the layers that they span. The order of the via list is **important**. If VIA which is a through hole via is at the top of the ViaList then PCB Editor will always use this via by default because it can resolve any routing requirement from and to any layer, so it is recommended that the via list follow the order of the PCB stackup. The display above shows a good example of this. Click Ok and the vias are now available for use.

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134
Allegro®, Cadence®, Cadence logo™, Concept®, NC-Verilog®, OrCAD®, PSpice®, SPECCTRA®, Verilog®

Other Trademarks

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.