



CPU & STORAGE




File:SideARM_2P17.cct
Last Mod:1/8/2003
Page: 1 OF 17
Copyright 2002, MBARI
Revision 2.17


STRONGARM GPIO




STRONGARM SERIAL I/O




UART BUS INTERFACE





COMPACT FLASH




CLOCKS, RESET & CORE POWER




JTAG INTERFACE




LOGIC ANALYZER TEST POINTS




ETHERNET PHYSICAL INTERFACE




GROUND FAULT CURRENT MEASUREMENT



ENVIRONMENTAL MONITORING




BACKPLANE CONNECTOR




File:SideARM_2P17.cct
Last Mod:1/8/2003
Page: 12 OF 17
Copyright 2002, MBARI
Revision 2.17


BACKPLANE TERMINATIONS











UART AND UPLINK



POWER SUPPLY



POWER DISTRIBUTION



RF MODEM INTERFACE

