


FEATURES

- Complete DS1/ISDN-PRI/J1 transceiver functionality
- Complete E1 (CEPT) PCM-30/ISDN-PRI transceiver functionality
- Long and short haul line interface for clock/data recovery and wave shaping
- Crystal-less jitter attenuator
- Fully independent transmit and receive functionality
- Dual HDLC controllers
- On-chip programmable BERT generator and detector
- Internal software selectable receive and transmit side termination resistors for 75/100/120 ohm T1 and E1 interfaces
- Dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 16.384 MHz
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output synthesized to recovered network clock
- Programmable output clocks for Fractional T1, E1, H0, and H12 applications
- Interleaving PCM Bus Operation
- 8-bit parallel control port, multiplexed or non-multiplexed, Intel or Motorola
- IEEE 1149.1 JTAG-Boundary Scan
- 3.3V Supply with 5V Tolerant Inputs & Outputs
- Pin compatible with DS2152/54, DS352/354 & DS552/554 SCTs
- CMI Interface
- Signaling System 7 support

**ORDERING INFORMATION**

DS2155L 100-pin LQFP (0°C to 70°C)
DS2155LN 100-pin LQFP (–40°C to +85°C)

DS2155G 10mm CSBGA (0°C to 70°C)
DS2155GN 10mm CSBGA (–40°C to +85°C)

DESCRIPTION

The DS2155 is a software selectable T1, J1 or E1 Single Chip Transceiver (SCT) for short haul and long haul applications. The receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0-43dB or 0-15dB for E1 applications and 0-36dB or 0-15dB for T1 applications. T1 waveform generation includes DSX-1 line build outs as well as CSU line build outs of –7.5dB, –15dB, and –22.5dB. E1 waveform generation includes G.703 waveshapes for both 75 ohm coax and 120 ohm twisted cables. The crystal-less onboard jitter attenuator requires only a single MCLK for both E1 and T1 applications (with the option of using a 1.544 MHz MCLK in T1 only applications) and can be placed in either transmit or receive data paths.

Dual onboard HDLC controllers can be used for the FDL (T1), Sa bits (E1) or DS0s. Diagnostic capabilities include loopbacks, PRBS pattern generation/detection and 16-bit loop-up and loop-down code generation and detection.

The device fully meets all of the latest E1 and T1 specifications including the following.

ANSI T1.403-1995
ANSI T1.231-1993
ANSI T1.408
AT&T TR54016
AT&T TR 62411
ITU G.703
G.704
G.706
G.736
G.775
G.823
G.932
I.431
O.151
O.161
ETSI ETS 300 011
ETS 300 166
ETS 300 233
CTR4
CTR12
JTG.703
JTL431
JJ-20.11

1. INTRODUCTION

The DS2155 contains all of the features of the previous generation of Dallas Semiconductor's T1 and E1 SCTs plus many new features.

1.1 Feature Highlights

1.1.1 General

- 100-pin LQFP package (14mm X 14mm)
- 3.3V Supply with 5V Tolerant Inputs & Outputs
- Pin compatible with DS2152/54, DS352/354 & DS552/554 SCTs
- Evaluation Kits
- IEEE 1149.1 JTAG Boundary Scan
- Driver source code available from the factory

1.1.2 Line Interface

- Requires a single master clock (MCLK) for both E1 and T1 operation. Master clock can be 2.048, 4.096, 8.192, or 16.384MHz. Option to use 1.544, 3.088, 6.276 or 12.552MHz for T1 only operation
- Fully software configurable
- Short and long haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0-43dB or 0-15dB for E1 applications and 0-36dB or 0-15dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal Receive termination option for 75, 100 and 120 ohm lines
- Monitor application gain settings of 20dB, 26dB and 32dB
- G.703 receive synchronization signal mode
- Flexible transmit waveform generation
- T1 DSX-1 line build outs
- T1 CSU line build outs of -7.5dB, -15dB, and -22.5dB
- E1 waveforms include G.703 waveshapes for both 75 ohm coax and 120 ohm twisted cables
- AIS generation independent of loopbacks
- Alternating Ones and Zeros generation
- Square wave output
- Open drain output option
- NRZ format option
- Transmitter power down
- Transmitter 50mA short circuit limiter with current limit exceeded indication
- Transmit open circuit detected indication
- Line interface function can be completely decoupled from the framer/formatter

1.1.3 Clock Synthesizer

- Output frequencies include 2.048 MHz, 4.096 MHz, 8.192 MHz, and 16.384MHz
- Derived from recovered receive clock

1.1.4 Jitter Attenuator

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication

1.1.5 Framing/Formatter

- Fully independent transmit and receive functionality
- Full receive and transmit path transparency
- T1 framing formats include D4 (SLC-96) and ESF
- Detailed alarm and status reporting with optional interrupt support
- Large path and line error counters for
 - T1 - BPV, CV, CRC6, and framing bit errors
 - E1 – BPV, CV, CRC4, E-bit, and frame alignment errors
 - Timed or manual update modes
- DS1 Idle Code Generation on a per-channel basis in both transmit and receive paths
 - User defined
 - Digital Milliwatt
- ANSI T1.403-1998 Support
- RAI-CI detection and generation
- AIS-CI detection and generation
- E1ETS 300 011 RAI generation
- G.965 V5.2 link detect
- Ability to monitor one DS0 channel in both the transmit and receive paths
- In-Band Repeating Pattern Generators and Detectors
 - Three independent Generators and Detectors
 - Patterns from 1 to 8 bits or 16 bits in Length
- RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
- Flexible signaling support
 - Software or hardware based
 - Interrupt generated on change of signaling data
 - Receive signaling freeze on loss of sync, carrier loss or frame slip
- Addition of hardware pins to indicate carrier loss & signaling freeze
- Automatic RAI generation to ETS 300 011 specifications
- Expanded access to Sa and Si bits
- Option to extend carrier loss criteria to a 1 ms period as per ETS 300 233
- Japanese J1 support
 - Ability to calculate and check CRC6 according to the Japanese standard
 - Ability to generate Yellow Alarm according to the Japanese standard

1.1.6 System Interface

- Dual two-frame independent receive and transmit elastic stores
 - Independent control and clocking
 - Controlled slip capability with status
 - Minimum delay mode supported
- Maximum backplane burst rate is 16.384MHz.
- Supports T1 to CEPT (E1) conversion
- Programmable output clocks for Fractional T1, E1, H0, and H12 applications
- Interleaving PCM Bus Operation
- Hardware signaling capability
 - Receive signaling reinsertion to a backplane multiframe sync
 - Availability of signaling in a separate PCM data stream
 - Signaling freezing
- Ability to pass the T1 F-Bit position through the elastic stores in the 2.048 MHz backplane mode
- Access to the data streams in between the framer/formatter and the elastic stores
- User selectable synthesized clock output

1.1.7 HDLC Controllers

- Two independent HDLC controllers
- Fast load and unload features for FIFOs
- SS7 support for FISU transmit and receive
- Independent 128 byte RX & TX buffers with interrupt support
- Access FDL, Sa or single/multiple DS0 channels
- DS0 access includes Nx64 or Nx56
- Compatible with polled or interrupt driven environments
- Bit Oriented Code (BOC) support

1.1.8 Test and Diagnostics

- Programmable On-chip Bit Error Rate Testing
- Pseudorandom patterns including QRSS
- User defined repetitive patterns
- Daly pattern
- Error insertion single and continuous
- Total bit and errored bit counts
- Payload Error Insertion
- Error insertion in the payload portion of the T1 frame in the transmit path
- Errors can be inserted over the entire frame or selected channels
- Insertion options include continuous and absolute number with selectable insertion rates
- F-Bit corruption for line testing
- Loopbacks
 - Remote
 - Local
 - Analog
 - Per channel loopback

1.1.9 Extended System Information Bus

- Host can read interrupt and alarm status on up to 8 ports with a single bus read

1.1.10 User Programmable Output Pins

- Four user defined output pins for controlling external logic

1.1.11 Control Port

- 8-bit Parallel Control Port
- Multiplexed or non-multiplexed buses
- Intel or Motorola formats
- Supports polled or Interrupt environments
- Software access to device ID and silicon revision
- Software reset supported
 - Automatic clear on power-up
- Flexible register space resets
- Hardware reset pin

TABLE OF CONTENTS

1. INTRODUCTION.....	3
1.1 FEATURE HIGHLIGHTS.....	3
1.1.1 General.....	3
1.1.2 Line Interface.....	3
1.1.3 Clock Synthesizer.....	3
1.1.4 Jitter Attenuator.....	4
1.1.5 Framer/Formatter.....	4
1.1.6 System Interface	5
1.1.7 HDLC Controllers	5
1.1.8 Test and Diagnostics.....	5
1.1.9 Extended System Information Bus.....	6
1.1.10 User Programmable Output Pins.....	6
1.1.11 Control Port	6
2. LIST OF FIGURES	11
3. LIST OF TABLES	13
3.1 DOCUMENT REVISION HISTORY.....	14
4. FUNCTIONAL DESCRIPTION.....	15
5. PIN FUNCTION DESCRIPTION.....	21
5.1 TRANSMIT SIDE PINS.....	21
5.2 RECEIVE SIDE PINS	24
5.3 PARALLEL CONTROL PORT PINS	27
5.4 EXTENDED SYSTEM INFORMATION BUS.....	28
5.5 USER OUTPUT PORT PINS	29
5.6 JTAG TEST ACCESS PORT PINS	29
5.7 LINE INTERFACE PINS.....	30
5.8 SUPPLY PINS.....	31
5.9 L AND G PACKAGE PINOUT	32
5.10 10MM STBGA PACKAGE	35
6. PARALLEL PORT.....	36
6.1 REGISTER MAP	36
7. SPECIAL PER-CHANNEL REGISTER OPERATION	43
8. PROGRAMMING MODEL.....	45
8.1 POWER-UP SEQUENCE	46
8.1.1 Master Mode Register.....	46
9. INTERRUPT INFORMATION REGISTERS	47
10. T1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS	48
10.1 T1 TRANSMIT TRANSPARENCY	54
10.2 T1 STATUS AND INFORMATION REGISTERS.....	56
11. E1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS	61

11.1	E1 CONTROL REGISTERS.....	62
11.2	AUTOMATIC ALARM GENERATION.....	67
11.3	E1 STATUS AND INFORMATION REGISTERS.....	68
12.	COMMON CONTROL AND STATUS REGISTERS.....	76
13.	I/O PIN CONFIGURATION OPTIONS.....	78
14.	LOOPBACK CONFIGURATION.....	81
14.1	PER-CHANNEL LOOPBACK.....	83
15.	ERROR COUNT REGISTERS.....	85
15.1	LINE CODE VIOLATION COUNT REGISTER (LCVCR).....	87
15.2	PATH CODE VIOLATION COUNT REGISTER (PCVCR).....	89
15.3	FRAMES OUT OF SYNC COUNT REGISTER (FOSCR).....	91
15.3.1	T1 Operation.....	91
15.3.2	E1 Operation.....	91
15.4	E-BIT COUNTER (EBCR).....	93
16.	DS0 MONITORING FUNCTION.....	94
17.	SIGNALING OPERATION.....	96
17.1	RECEIVE SIGNALING.....	96
17.1.1	Processor Based Signaling.....	96
17.1.2	Hardware Based Receive Signaling.....	97
17.2	TRANSMIT SIGNALING.....	102
17.2.1	Processor Based.....	102
17.2.2	Hardware Based.....	107
18.	PER-CHANNEL IDLE CODE GENERATION.....	108
18.1	IDLE CODE PROGRAMMING EXAMPLES.....	109
19.	CHANNEL BLOCKING REGISTERS.....	115
20.	ELASTIC STORES OPERATION.....	118
20.1	RECEIVE SIDE.....	122
20.1.1	T1 Mode.....	122
20.1.2	E1 Mode.....	122
20.2	TRANSMIT SIDE.....	122
20.2.1	T1 Mode.....	123
20.2.2	E1 Mode.....	123
20.3	ELASTIC STORES INITIALIZATION.....	123
20.4	MINIMUM DELAY MODE.....	123
21.	G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY).....	124
22.	T1 BIT ORIENTED CODE (BOC) CONTROLLER.....	125
22.1	TRANSMIT BOC.....	125
22.1.1	Transmit a BOC.....	125
22.2	RECEIVE BOC.....	125
23.	ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION (E1 ONLY).....	131

23.1	HARDWARE SCHEME (METHOD 1).....	131
23.2	INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME (METHOD 2).....	131
23.3	INTERNAL REGISTER SCHEME BASED ON CRC4 MULTIFRAME	136
24.	HDLC CONTROLLERS.....	146
24.1	BASIC OPERATION DETAILS.....	146
24.2	HDLC CONFIGURATION	148
24.2.1	FIFO Control.....	152
24.3	HDLC MAPPING.....	154
24.3.1	Receive.....	154
24.3.2	Transmit.....	157
24.4	HDLC STATUS AND INFORMATION	160
24.4.1	FIFO Information.....	165
24.4.2	Receive Packet Bytes Available.....	166
24.4.3	HDLC FIFOs.....	167
24.5	RECEIVE HDLC CODE EXAMPLE.....	168
24.6	LEGACY FDL SUPPORT (T1 MODE).....	169
24.6.1	Overview.....	169
24.6.2	Receive Section	169
24.6.3	Transmit Section.....	172
24.7	D4/SLC-96 OPERATION.....	174
25.	LINE INTERFACE UNIT (LIU).....	175
25.1	LIU OPERATION	176
25.2	RECEIVER.....	176
25.2.1	Receive Level Indicator.....	177
25.2.2	Receive G.703 Section 10 Synchronization Signal	177
25.2.3	Monitor Mode	177
25.3	TRANSMITTER.....	178
25.3.1	Transmit Short Circuit Detector / Limiter.....	178
25.3.2	Transmit Open Circuit Detector	178
25.3.3	Transmit BPV Error Insertion	178
25.3.4	Transmit G.703 Section 10 Synchronization Signal (E1 Mode).....	178
25.4	MCLK PRE-SCALER.....	179
25.5	JITTER ATTENUATOR	179
25.6	CMI (CODE MARK INVERSION) OPTION	180
25.7	RECOMMENDED CIRCUITS.....	190
25.8	COMPONENT SPECIFICATIONS.....	192
26.	PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION.....	197
27.	BERT FUNCTION.....	208
27.1	BERT REGISTER DESCRIPTION.....	209
27.2	BERT REPETITIVE PATTERN SET	215
27.3	BERT BIT COUNTER.....	217
27.4	BERT ERROR COUNTER	219
28.	PAYLOAD ERROR INSERTION FUNCTION.....	220
28.1	NUMBER OF ERRORS REGISTERS.....	222
28.1.1	Number Of Errors Left Register	223
29.	INTERLEAVED PCM BUS OPERATION.....	224

29.1	CHANNEL INTERLEAVE	224
29.2	FRAME INTERLEAVE	224
30.	EXTENDED SYSTEM INFORMATION BUS (ESIB).....	227
31.	PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER.....	232
32.	FRACTIONAL T1/E1 SUPPORT	233
33.	USER PROGRAMMABLE OUTPUT PINS.....	234
34.	JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT.....	235
34.1	DESCRIPTION	235
34.2	INSTRUCTION REGISTER.....	238
34.2.1	SAMPLE/PRELOAD	239
34.2.2	BYPASS.....	239
34.2.3	EXTEST.....	239
34.2.4	CLAMP	239
34.2.5	HIGHZ.....	239
34.2.6	IDCODE.....	240
34.3	TEST REGISTERS.....	240
34.4	BOUNDARY SCAN REGISTER.....	240
34.5	BYPASS REGISTER.....	241
34.6	IDENTIFICATION REGISTER	241
35.	STATUS REGISTER SUMMARY.....	245
36.	FUNCTIONAL TIMING DIAGRAMS	246
37.	OPERATING PARAMETERS	254
38.	AC TIMING PARAMETERS AND DIAGRAMS	255
38.1	MULTIPLEXED BUS AC CHARACTERISTICS	255
38.2	NON-MULTIPLEXED BUS AC CHARACTERISTICS.....	258
38.3	RECEIVE SIDE AC CHARACTERISTICS.....	261
38.4	TRANSMIT AC CHARACTERISTICS.....	265
39.	MECHANICAL DESCRIPTION.....	268
39.1	L PACKAGE	268
39.2	G PACKAGE.....	269

2. LIST OF FIGURES

Figure 4-1 DS2155 BLOCK DIAGRAM	17
Figure 4-2 DS2155 BLOCK DIAGRAM (Line Interface Unit).....	18
Figure 4-3 DS2155 BLOCK DIAGRAM (Framer and HDLC Block).....	19
Figure 4-4 DS2155 BLOCK DIAGRAM, RECEIVE SYSTEM INTERFACE.....	20
Figure 4-5 DS2155 BLOCK DIAGRAM, TRANSMIT BACK-PLANE INTERFACE	20
Figure 5-1 10mm STBGA PACKAGE PIN LAYOUT.....	35
Figure 8-1 DS2155 PROGRAMMING SEQUENCE.....	45
Figure 17-1 SIMPLIFIED DIAGRAM OF RECEIVE SIGNALING PATH.....	96
Figure 17-2 SIMPLIFIED DIAGRAM OF TRANSMIT SIGNALING PATH.....	102
Figure 21-1 CRC-4 RECALCULATE METHOD.....	124
Figure 25-1 BASIC NETWORK CONNECTIONS	175
Figure 25-2 TYPICAL MONITOR APPLICATION	177
Figure 25-3 CMI CODING.....	180
Figure 25-4 BASIC INTERFACE.....	190
Figure 25-5 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION.....	191
Figure 25-6 E1 TRANSMIT PULSE TEMPLATE.....	193
Figure 25-7 T1 TRANSMIT PULSE TEMPLATE.....	193
Figure 25-8 JITTER TOLERANCE.....	194
Figure 25-9 JITTER ATTENUATION (T1 MODE)	195
Figure 25-10 JITTER ATTENUATION (E1 MODE).....	195
Figure 25-11 OPTIONAL CRYSTAL CONNECTIONS	196
Figure 29-1 IBO EXAMPLE	226
Figure 30-1 ESIB GROUP OF 4 DS2155s.....	227
Figure 34-1 JTAG FUNCTIONAL BLOCK DIAGRAM.....	235
Figure 34-2 TAP CONTROLLER STATE DIAGRAM.....	238
Figure 36-1 RECEIVE SIDE D4 TIMING	246
Figure 36-2 RECEIVE SIDE ESF TIMING	246
Figure 36-3 RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled).....	248
Figure 36-4 RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled).....	248
Figure 36-5 RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled).....	249
Figure 36-6 TRANSMIT SIDE D4 TIMING.....	249
Figure 36-7 TRANSMIT SIDE ESF TIMING.....	250
Figure 36-8 TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled).....	250
Figure 36-9 TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled).....	252
Figure 36-10 TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled).....	252
Figure 36-11 IBO CHANNEL INTERLEAVE MODE TIMING.....	253
Figure 36-12 IBO FRAME INTERLEAVE MODE TIMING.....	253
Figure 38-1 INTEL BUS READ TIMING (BTS = 0 / MUX = 1)	256
Figure 38-2 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 1)	256
Figure 38-3 MOTOROLA BUS TIMING (BTS = 1 / MUX = 1)	257
Figure 38-4 INTEL BUS READ TIMING (BTS = 0 / MUX = 0)	259
Figure 38-5 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 0)	259
Figure 38-6 MOTOROLA BUS READ TIMING (BTS = 1 / MUX = 0).....	260
Figure 38-7 MOTOROLA BUS WRITE TIMING (BTS = 1 / MUX = 0).....	260
Figure 38-8 RECEIVE SIDE TIMING (T1 MODE).....	262
Figure 38-9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED (T1 MODE).....	263
Figure 38-10 RECEIVE LINE INTERFACE TIMING.....	264
Figure 38-11 TRANSMIT SIDE TIMING.....	266
Figure 38-12 TRANSMIT SIDE TIMING, ELASTIC STORE ENABLED	267

Figure 38-13 TRANSMIT LINE INTERFACE TIMING.....267

3. LIST OF TABLES

Table 5-1 PIN DESCRIPTION SORTED BY PIN NUMBER.....	32
Table 6-1 REGISTER MAP SORTED BY ADDRESS.....	36
Table 10-1 T1 ALARM CRITERIA.....	60
Table 11-1 E1 ALARM CRITERIA.....	73
Table 15-1 T1 LINE CODE VIOLATION COUNTING OPTIONS.....	87
Table 15-2 E1 LINE CODE VIOLATION COUNTING OPTIONS.....	87
Table 15-3 T1 PATH CODE VIOLATION COUNTING ARRANGEMENTS.....	89
Table 15-4 T1 FRAMES OUT OF SYNC COUNTING ARRANGEMENTS.....	91
Table 17-1 TIME SLOT NUMBERING SCHEMES.....	104
Table 18-1 IDLE CODE ARRAY ADDRESS MAPPING.....	108
Table 20-1 ELASTIC STORE DELAY AFTER INITIALIZATION.....	123
Table 24-1 HDLC CONTROLLER REGISTERS.....	147
Table 25-1 TRANSFORMER SPECIFICATIONS.....	192
Table 28-1 TRANSMIT ERROR INSERTION SETUP SEQUENCE.....	220
Table 28-2 ERROR INSERTION EXAMPLES.....	222
Table 34-1 INSTRUCTION CODES FOR IEEE 1149.1 ARCHITECTURE.....	239
Table 34-2 ID CODE STRUCTURE.....	240
Table 34-3 DEVICE ID CODES.....	240
Table 34-4 BOUNDARY SCAN CONTROL BITS.....	242

3.1 Document Revision History

Revision	Notes
03-12-01	Initial Preliminary Release

4. FUNCTIONAL DESCRIPTION

The DS2155 can be software configured for T1, E1 or J1 operation. It is comprised of an LIU (Line Interface Unit), Framer, HDLC controllers, and a system (backplane) interface. It is controlled via an 8 bit parallel port configured for Intel or Motorola bus operations.

The LIU is comprised of a transmit interface, receive interface and a jitter attenuator. The transmit interface is responsible for generating the necessary wave shapes for driving the network and providing the correct source impedance depending on the type of media used. The receive interface provides network termination and recovers clock and data from the network. The jitter attenuator removes phase jitter from the transmitted or received signal. An additional feature of the LIU is a CMI coder/decoder for interfacing to optical networks.

On the transmit side, clock data and frame sync signals are provided to the Framer by the backplane interface section. The Framer inserts the appropriate synchronization framing patterns, alarm information, calculates and inserts the CRC codes, and provides the B8ZS/HDB3(zero code suppression) and AMI line coding. The receive side Framer decodes AMI, B8ZS, and HDB3 line coding, synchronizes to the data stream, reports alarm information, counts framing/coding/ and CRC errors, and provides clock/data and frame sync signals to the backplane interface section.

Both the transmit and receive path have 2 HDLC controllers. The HDLC controllers transmit and receive data via the Framer block. The HDLC controllers may be assigned to any time slot, group of time slots, portion of a time slot or to FDL(T1) or Sa bits(E1). Each controller has 128bit FIFOs reducing the amount of processor overhead required to manage the flow of data. Additionally there is built in support for reducing the processor time required to handle SS7 applications.

The backplane interface provide a versatile method of sending and receiving data from the host system. Elastic Stores provide a method for interfacing to asynchronous systems, converting from a T1/E1 network to a 2.048MHz, 4.096MHz, 8.192MHz or $N \times 64\text{kHz}$ system backplane. The Elastic Stores also manage slip conditions (asynchronous interface). An IBO (Interleave Bus Option) is provided to allow multiple DS2155s to share a high speed backplane.

The parallel port provides access for control and configuration of all the DS2155's features. Via the ESIB function (Extended System Information Bus), up to 8 DS2155's interrupt or user selectable alarm status information can be accessed using a single host CPU read of any one of the 8 devices.

Reader's Note: This data sheet assumes a particular nomenclature of the T1 operating environment. In each 125 μ s frame, there are 24 eight-bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. Each channel is made up of eight bits, which are numbered, 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. The term "locked" is used to refer to two clock signals that are phase or frequency locked or derived from a common clock (i.e., a 1.544MHz clock may be locked to a 2.048MHz clock if they share the same 8kHz component). Throughout this data sheet, the following abbreviations will be used:

B8ZS	Bipolar with 8 Zero Substitution
BOC	Bit Oriented Code
CRC	Cyclical Redundancy Check
D4	Superframe (12 frames per multiframe) Multiframe Structure
ESF	Extended Superframe (24 frames per multiframe) Multiframe Structure
FDL	Facility Data Link
FPS	Framing Pattern Sequence in ESF
Fs	Signaling Framing Pattern in D4
Ft	Terminal Framing Pattern in D4
HDLC	High Level Data Link Control
MF	Multiframe
SLC-96	Subscriber Loop Carrier – 96 Channels (SLC-96 is an AT&T registered trademark)

Figure 4-1 DS2155 BLOCK DIAGRAM




Figure 4-2 DS2155 BLOCK DIAGRAM (Line Interface Unit)




Figure 4-3 DS2155 BLOCK DIAGRAM (Framer and HDLC Block)




Figure 4-4 DS2155 BLOCK DIAGRAM, RECEIVE SYSTEM INTERFACE





Figure 4-5 DS2155 BLOCK DIAGRAM, TRANSMIT BACK-PLANE INTERFACE



5. PIN FUNCTION DESCRIPTION

5.1 Transmit Side Pins

Signal Name: **TCLK**
Signal Description: **Transmit Clock**
Signal Type: **Input**
A 1.544 MHz or a 2.048 MHz primary clock. Used to clock data through the transmit side formatter.

Signal Name: **TSER**
Signal Description: **Transmit Serial Data**
Signal Type: **Input**
Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYCLK when the transmit side elastic store is enabled.

Signal Name: **TCHCLK**
Signal Description: **Transmit Channel Clock**
Signal Type: **Output**
A 192 kHz (T1) or 256 kHz (E1) clock which pulses high during the LSB of each channel. Can also be programmed to output a gated transmit bit clock controlled by TCHBLK. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYCLK when the transmit side elastic store is enabled. Useful for parallel to serial conversion of channel data.

Signal Name: **TCHBLK**
Signal Description: **Transmit Channel Block**
Signal Type: **Output**
A user programmable output that can be forced high or low during any of the channels. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all channels are used such as Fractional T1, Fractional E1, 384 KBPS (H0), 768 KBPS or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning.

Signal Name: **TSYCLK**
Signal Description: **Transmit System Clock**
Signal Type: **Input**
1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz or 16.384 MHz clock. Only used when the transmit side elastic store function is enabled. Should be tied low in applications that do not use the transmit side elastic store. See section 29 for details on 4.096 MHz, 8.192 MHz and 16.384 MHz operation using the Interleave Bus Option.

Signal Name: **TLCLK**
 Signal Description: **Transmit Link Clock**
 Signal Type: **Output**
 Demand clock for the transmit Link Data [TLINK] input.
 T1 mode: A 4 kHz or 2 kHz (ZBTSI) clock.
 E1 Mode: A 4 kHz to 20 kHz clock.

Signal Name: **TLINK**
 Signal Description: **Transmit Link Data**
 Signal Type: **Input**
 If enabled, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs-bit position (D4) or the Z-bit position (ZBTSI) or any combination of the Sa bit positions (E1).

Signal Name: **TSYNC**
 Signal Description: **Transmit Sync**
 Signal Type: **Input / Output**
 A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Can be programmed to output either a frame or multiframe pulse. If this pin is set to output pulses at frame boundaries, it can also be set via IOCR1.3 to output double-wide pulses at signaling frames in T1 mode.

Signal Name: **TSSYNC**
 Signal Description: **Transmit System Sync**
 Signal Type: **Input**
 Only used when the transmit side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit side elastic store.

Signal Name: **TSIG**
 Signal Description: **Transmit Signaling Input**
 Signal Type: **Input**
 When enabled, this input will sample signaling bits for insertion into outgoing PCM data stream. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCCLK when the transmit side elastic store is enabled.

Signal Name: **TESO**
 Signal Description: **Transmit Elastic Store Data Output**
 Signal Type: **Output**
 Updated on the rising edge of TCLK with data out of the transmit side elastic store whether the elastic store is enabled or not. This pin is normally tied to TDATA.

Signal Name: **TDATA**
 Signal Description: **Transmit Data**
 Signal Type: **Input**
 Sampled on the falling edge of TCLK with data to be clocked through the transmit side formatter. This pin is normally tied to TESO.

Signal Name: **TPOSO**
Signal Description: **Transmit Positive Data Output**
Signal Type: **Output**
Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. Can be programmed to source NRZ data via the Output Data Format (IOCR1.0) control bit. This pin is normally tied to TPOSI.

Signal Name: **TNEGO**
Signal Description: **Transmit Negative Data Output**
Signal Type: **Output**
Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. This pin is normally tied to TNEGI.

Signal Name: **TCLKO**
Signal Description: **Transmit Clock Output**
Signal Type: **Output**
Buffered clock that is used to clock data through the transmit side formatter (i.e., either TCLK or RCLKI). This pin is normally tied to TCLKI.

Signal Name: **TPOSI**
Signal Description: **Transmit Positive Data Input**
Signal Type: **Input**
Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TPOSO by tying the LIUC pin high. TPOSI and TNEGI can be tied together in NRZ applications.

Signal Name: **TNEGI**
Signal Description: **Transmit Negative Data Input**
Signal Type: **Input**
Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNEGO by tying the LIUC pin high. TPOSI and TNEGI can be tied together in NRZ applications.

Signal Name: **TCLKI**
Signal Description: **Transmit Clock Input**
Signal Type: **Input**
Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC pin high.

5.2 Receive Side Pins

Signal Name: **RLINK**
Signal Description: **Receive Link Data**
Signal Type: **Output**
T1 mode: Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame. E1 operation: Updated with the full E1 data stream on the rising edge of RCLK.

Signal Name: **RLCLK**
Signal Description: **Receive Link Clock**
Signal Type: **Output**
T1 mode: A 4 kHz or 2 kHz (ZBTSI) clock for the RLINK output.
E1 Mode: A 4 kHz to 20 kHz clock.

Signal Name: **RCLK**
Signal Description: **Receive Clock**
Signal Type: **Output**
1.544 MHz (T1) or 2.048MHz (E1) clock that is used to clock data through the receive side framer.

Signal Name: **RCHCLK**
Signal Description: **Receive Channel Clock**
Signal Type: **Output**
A 192 kHz (T1) or 256kHz (E1) clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data.

Signal Name: **RCHBLK**
Signal Description: **Receive Channel Block**
Signal Type: **Output**
A user programmable output that can be forced high or low during any of the 24 T1 or 32 E1 channels. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYCLK when the receive side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all channels are used such as Fractional service, 384K BPS service, 768K BPS, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See Section 19 page 115 for details.

Signal Name: **RSER**
Signal Description: **Receive Serial Data**
Signal Type: **Output**
Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYCLK when the receive side elastic store is enabled.

Signal Name: **RSYNC**
Signal Description: **Receive Sync**
Signal Type: **Input/Output**

An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1) boundaries. If set to output frame boundaries then via IOCR1.6, RSYNC can also be set to output double-wide pulses on signaling frames in T1 mode. If the receive side elastic store is enabled, then this pin can be enabled to be an input via IOCR1.4 at which a frame or multiframe boundary pulse is applied.

Signal Name: **RFSYNC**
Signal Description: **Receive Frame Sync**
Signal Type: **Output**

An extracted 8 kHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries.

Signal Name: **RMSYNC**
Signal Description: **Receive Multiframe Sync**
Signal Type: **Output**

An extracted pulse, one RCLK wide (elastic store disabled) or one RSYCLK wide (elastic store enabled), is output at this pin which identifies multiframe boundaries..

Signal Name: **RDATA**
Signal Description: **Receive Data**
Signal Type: **Output**

Updated on the rising edge of RCLK with the data out of the receive side framer.

Signal Name: **RSYSCLK**
Signal Description: **Receive System Clock**
Signal Type: **Input**

1.544 MHz , 2.048 MHz , 4.096 MHz or 8.192 MHz clock. Only used when the receive side elastic store function is enabled. Should be tied low in applications that do not use the receive side elastic store. See section 29 for details on 4.096 MHz and 8.192 MHz operation using the Interleave Bus Option.

Signal Name: **RSIG**
Signal Description: **Receive Signaling Output**
Signal Type: **Output**

Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYCLK when the receive side elastic store is enabled.

Signal Name: **RLOS/LOTC**
Signal Description: **Receive Loss of Sync / Loss of Transmit Clock**
Signal Type: **Output**

A dual function output that is controlled by the CCR1.0 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5 μ sec.

Signal Name: **RCL**
Signal Description: **Receive Carrier Loss**
Signal Type: **Output**
Set high when the line interface detects a carrier loss.

Signal Name: **RSIGF**
Signal Description: **Receive Signaling Freeze**
Signal Type: **Output**
Set high when the signaling data is frozen via either automatic or manual intervention. Used to alert downstream equipment of the condition.

Signal Name: **BPCLK**
Signal Description: **Back Plane Clock**
Signal Type: **Output**
A user selectable synthesized clock output that is referenced to the clock that is output at the RCLK pin.

Signal Name: **RPOSO**
Signal Description: **Receive Positive Data Output**
Signal Type: **Output**
Updated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally tied to RPOSI.

Signal Name: **RNEGO**
Signal Description: **Receive Negative Data Output**
Signal Type: **Output**
Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RPOSI.

Signal Name: **RCLKO**
Signal Description: **Receive Clock Output**
Signal Type: **Output**
Buffered recovered clock from the network. This pin is normally tied to RCLKI.

Signal Name: **RPOSI**
Signal Description: **Receive Positive Data Input**
Signal Type: **Input**
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RPOSO by tying the LIUC pin high.

Signal Name: **RNEGI**
Signal Description: **Receive Negative Data Input**
Signal Type: **Input**
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC pin high.

Signal Name: **RCLKI**
Signal Description: **Receive Clock Input**
Signal Type: **Input**
Clock used to clock data through the receive side framer. This pin is normally tied to RCLKO. Can be internally connected to RCLKO by tying the LIUC pin high.

5.3 Parallel Control Port Pins

Signal Name: **INT***
Signal Description: **Interrupt**
Signal Type: **Output**
Flags host controller during events, alarms, and conditions defined in the status registers. Active low, open drain output

Signal Name: **TSTRST**
Signal Description: **3-State Control and Device Reset**
Signal Type: **Input**
A dual function pin. A 0 to 1 transition issues a hardware reset to the DS2155 register set. A reset clears all configuration registers. Configuration register contents are set to "0". Leaving TSTRST high will 3-state all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.

Signal Name: **MUX**
Signal Description: **Bus Operation**
Signal Type: **Input**
Set low to select non-multiplexed bus operation. Set high to select multiplexed bus operation.

Signal Name: **AD0 TO AD7**
Signal Description: **Data Bus [D0 to D7] or Address/Data Bus**
Signal Type: **Input / Output**
In non-multiplexed bus operation (MUX = 0), serves as the data bus. In multiplexed bus operation (MUX = 1), serves as a 8-bit multiplexed address / data bus.

Signal Name: **A0 TO A6**
Signal Description: **Address Bus**
Signal Type: **Input**
In non-multiplexed bus operation (MUX = 0), serves as the address bus. In multiplexed bus operation (MUX = 1), these pins are not used and should be tied low.

Signal Name: **BTS**
Signal Description: **Bus Type Select**
Signal Type: **Input**
Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD*(DS*), ALE(AS), and WR*(R/W*) pins. If BTS = 1, then these pins assume the function listed in parenthesis ().

Signal Name: **RD*(DS*)**
Signal Description: **Read Input - Data Strobe**
Signal Type: **Input**
RD* and DS* are active low signals. DS active HIGH when MUX = 0. See bus timing diagrams.

Signal Name: **CS***
Signal Description: **Chip Select**
Signal Type: **Input**
Must be low to read or write to the device. CS* is an active low signal.

Signal Name: **ALE(AS)/A7**
Signal Description: **Address Latch Enable(Address Strobe) or A7**
Signal Type: **Input**
In non-multiplexed bus operation (MUX = 0), serves as the upper address bit. In multiplexed bus operation (MUX = 1), serves to de-multiplex the bus on a positive-going edge.

Signal Name: **WR*(R/W*)**
Signal Description: **Write Input(Read/Write)**
Signal Type: **Input**
WR* is an active low signal.

5.4 Extended System Information Bus

Signal Name: **ESIBS0**
Signal Description: **Extended System Information Bus Select 0**
Signal Type: **Input / Output**
Used to group two to eight DS2155s into a bus sharing mode for alarm and status reporting. See Section 30 for more details

Signal Name: **ESIBS1**
Signal Description: **Extended System Information Bus Select 1**
Signal Type: **Input / Output**
Used to group two to eight DS2155s into a bus sharing mode for alarm and status reporting. See Section 30 for more details

Signal Name: **ESIBRD**
Signal Description: **Extended System Information Bus Read**
Signal Type: **Input / Output**
Used to group two to eight DS2155s into a bus sharing mode for alarm and status reporting. See Section 30 for more details

5.5 User Output Port Pins

Signal Name: **UOP0/1/2/3**
Signal Description: **User Output Port**
Signal Type: **Output**

These output port pins can be set low or high via the CCR4.0 to CCR4.3 control bits. The pins are forced low on power-up and after any device reset.

5.6 JTAG Test Access Port Pins

Signal Name: **JTRST**
Signal Description: **IEEE 1149.1 Test Reset**
Signal Type: **Input**

If FMS = 1: JTAG functionality is not available and JTRST is held LOW internally.

If FMS = 0: JTAG functionality is available. JTRST is used to asynchronously reset the test access port controller. After power up, JTRST must be toggled from low to high. This action will set the device into the JTAG DEVICE ID mode. Normal device operation is restored by pulling JTRST low. JTRST is pulled HIGH internally via a 10k resistor operation.

Signal Name: **JTMS**
Signal Description: **IEEE 1149.1 Test Mode Select**
Signal Type: **Input**

This pin is sampled on the rising edge of JTCLK and is used to place the test access port into the various defined IEEE 1149.1 states. This pin has a 10k pull up resistor.

Signal Name: **JTCLK**
Signal Description: **IEEE 1149.1 Test Clock Signal**
Signal Type: **Input**

This signal is used to shift data into JTDI on the rising edge and out of JTDO on the falling edge.

Signal Name: **JTDI**
Signal Description: **IEEE 1149.1 Test Data Input**
Signal Type: **Input**

Test instructions and data are clocked into this pin on the rising edge of JTCLK. This pin has a 10k pull up resistor.

Signal Name: **JTDO**
Signal Description: **IEEE 1149.1 Test Data Output**
Signal Type: **Output**

Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left unconnected.

5.7 Line Interface Pins

Signal Name: **MCLK**
Signal Description: **Master Clock Input**
Signal Type: **Input**

A (50 ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for the jitter attenuator for both T1 and E1 modes. A quartz crystal of 2.048 MHz may be applied across MCLK and XTALD instead of the TTL level clock source. The clock rate can be 16.384, 8.192, 4.096 or 2.048 MHz. When using the DS2155 in T1 only operation a 1.544 MHz (50 ppm) clock source may be used.

Signal Name: **XTALD**
Signal Description: **Quartz Crystal Driver**
Signal Type: **Output**

A quartz crystal of 2.048MHz (optional 1.544 MHz in T1 only operation) may be applied across MCLK and XTALD instead of a TTL level clock source at MCLK. Leave open circuited if a TTL clock source is applied at MCLK.

Signal Name: **8XCLK**
Signal Description: **Eight Times Clock**
Signal Type: **Output**

An 8x clock that is locked to the recovered network clock provided from the clock/data recovery block (if the jitter attenuator is enabled on the receive side) or from the TCLKI pin (if the jitter attenuator is enabled on the transmit side).

Signal Name: **LIUC**
Signal Description: **Line Interface Connect**
Signal Type: **Input**

Tie low to separate the line interface circuitry from the framer/formatter circuitry and activate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/ RCLKI pins. Tie high to connect the line interface circuitry to the framer/formatter circuitry and deactivate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. When LIUC is tied high, the TPOSI/TNEGI/TCLKI/ RPOSI/RNEGI/RCLKI pins should be tied low.

Signal Name: **RTIP & RRING**
Signal Description: **Receive Tip and Ring**
Signal Type: **Input**

Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the network. See Section 25 for details.

Signal Name: **TTIP & TRING**
Signal Description: **Transmit Tip and Ring**
Signal Type: **Output**

Analog line driver outputs. These pins connect via a 1:2 step-up transformer to the network. See Section 25 for details.

5.8 Supply Pins

Signal Name: **DVDD**
Signal Description: **Digital Positive Supply**
Signal Type: **Supply**
3.3 volts +/-5%. Should be tied to the RVDD and TVDD pins.

Signal Name: **RVDD**
Signal Description: **Receive Analog Positive Supply**
Signal Type: **Supply**
3.3 volts +/-5%. Should be tied to the DVDD and TVDD pins.

Signal Name: **TVDD**
Signal Description: **Transmit Analog Positive Supply**
Signal Type: **Supply**
3.3 volts +/-5% Should be tied to the RVDD and DVDD pins.

Signal Name: **DVSS**
Signal Description: **Digital Signal Ground**
Signal Type: **Supply**
Should be tied to the RVSS and TVSS pins.

Signal Name: **RVSS**
Signal Description: **Receive Analog Signal Ground**
Signal Type: **Supply**
0.0 volts. Should be tied to DVSS and TVSS.

Signal Name: **TVSS**
Signal Description: **Transmit Analog Signal Ground**
Signal Type: **Supply**
0.0 volts. Should be tied to DVSS and RVSS.

5.9 L and G Package Pinout

The DS2155 is available in either a 100 pin LQFP (L) or 10mm uBGA- .8mm pitch (G) package.

Table 5-1 **PIN DESCRIPTION SORTED BY PIN NUMBER**

PIN L	PIN G	SYMBOL	TYPE	DESCRIPTION
1	A1	RCHBLK	O	Receive Channel Block
2	B2	JTMS	I	IEEE 1149.1 Test Mode Select
3	C3	BPCLK	O	Back Plane Clock
4	B1	JTCLK	I	IEEE 1149.1 Test Clock Signal
5	D4	JTRST	I	IEEE 1149.1 Test Reset
6	C2	RCL	O	Receive Carrier Loss
7	C1	JTDI	I	IEEE 1149.1 Test Data Input
8	D3	UOP0	O	User Output 0
9	D2	UOP1	O	User Output 1
10	D1	JTDO	O	IEEE 1149.1 Test Data Output
11	E3	BTS	I	Bus Type Select
12	E2	LIUC	I	Line Interface Connect
13	E1	8XCLK	O	Eight Times Clock
14	E4	TSTRST	I	Test/ Reset
15	E5	UOP2	O	User Output 2
16	F1	RTIP	I	Receive Analog Tip Input
17	F2	RRING	I	Receive Analog Ring Input
18	F3	RVDD	–	Receive Analog Positive Supply
19	G1	RVSS	–	Receive Analog Signal Ground
20	F4	RVSS	–	Receive Analog Signal Ground
21	G2	MCLK	I	Master Clock Input
22	H1	XTALD	O	Quartz Crystal Driver
23	G3	UOP3	O	User Output 3
24	J1	RVSS	–	Receive Analog Signal Ground
25	H2	INT*	O	Interrupt
26		NC	–	Reserved for Factory Test
27		NC	–	Reserved for Factory Test
28		NC	–	Reserved for Factory Test
29	K2	TTIP	O	Transmit Analog Tip Output
30	G4	TVSS	–	Transmit Analog Signal Ground
31	J3	TVDD	–	Transmit Analog Positive Supply
32	K3	TRING	O	Transmit Analog Ring Output
33	H4	TCHBLK	O	Transmit Channel Block
34	J4	TLCLK	O	Transmit Link Clock
35	K4	TLINK	I	Transmit Link Data
36	H5	ESIBS0	I/O	Extended System Information Bus 0
37	J5	TSYNC	I/O	Transmit Sync
38	K5	TPOSI	I	Transmit Positive Data Input

PIN L	PIN G	SYMBOL	TYPE	DESCRIPTION
39	G5	TNEGI	I	Transmit Negative Data Input
40	F5	TCLKI	I	Transmit Clock Input
41	K6	TCLKO	O	Transmit Clock Output
42	J6	TNEGO	O	Transmit Negative Data Output
43	H6	TPOSO	O	Transmit Positive Data Output
44	K7	DVDD	–	Digital Positive Supply
45	G6	DVSS	–	Digital Signal Ground
46	J7	TCLK	I	Transmit Clock
47	K8	TSER	I	Transmit Serial Data
48	H7	TSIG	I	Transmit Signaling Input
49	K9	TESO	O	Transmit Elastic Store Output
50	J8	TDATA	I	Transmit Data
51	K10	TSYSCLK	I	Transmit System Clock
52	J9	TSSYNC	I	Transmit System Sync
53	H8	TCHCLK	O	Transmit Channel Clock
54	J10	ESIBS1	I/O	Extended System Information Bus 1
55	G7	MUX	I	Bus Operation
56	H9	D0/AD0	I/O	Data Bus Bit0/ Address/Data Bus Bit 0
57	H10	D1/AD1	I/O	Data Bus Bit1/ Address/Data Bus Bit 1
58	G8	D2/AD2	I/O	Data Bus Bit 2/Address/Data Bus 2
59	G9	D3/AD3	I/O	Data Bus Bit 3/Address/Data Bus Bit 3
60	G10	DVSS	–	Digital Signal Ground
61	F8	DVDD	-	Digital Positive Supply
62	F9	D4/AD4	I/O	Data Bus Bit4/Address/Data Bus Bit 4
63	F10	D5/AD5	I/O	Data Bus Bit 5/Address/Data Bus Bit 5
64	F7	D6/AD6	I/O	Data Bus Bit 6/Address/Data Bus Bit 6
65	F6	D7/AD7	I/O	Data Bus Bit 7/Address/Data Bus Bit 7
66	E10	A0	I	Address Bus Bit 0
67	E9	A1	I	Address Bus Bit 1
68	E8	A2	I	Address Bus Bit 2
69	D10	A3	I	Address Bus Bit 3
70	E7	A4	I	Address Bus Bit 4
71	D9	A5	I	Address Bus Bit 5
72	C10	A6	I	Address Bus Bit 6
73	D8	ALE (AS)/A7	I	Address Latch Enable/Address Bus Bit 7
74	B10	RD*(DS*)	I	Read Input(Data Strobe)
75	C9	CS*	I	Chip Select
76	A10	ESIBRD	I/O	Extended System Information Bus Read
77	B9	WR*(R/W*)	I	Write Input(Read/Write)
78	C8	RLINK	O	Receive Link Data
79	A9	RLCLK	O	Receive Link Clock
80	D7	DVSS	–	Digital Signal Ground
81	B8	DVDD	–	Digital Positive Supply
82	A8	RCLK	O	Receive Clock
83	C7	DVDD	–	Digital Positive Supply
84	B7	DVSS	–	Digital Signal Ground
85	A7	RDATA	O	Receive Data

PIN L	PIN G	SYMBOL	TYPE	DESCRIPTION
86	C6	RPOSI	I	Receive Positive Data Input
87	B6	RNEGI	I	Receive Negative Data Input
88	A6	RCLKI	I	Receive Clock Input
89	D6	RCLKO	O	Receive Clock Output
90	E6	RNEGO	O	Receive Negative Data Output
91	A5	RPOSO	O	Receive Positive Data Output
92	B5	RCHCLK	O	Receive Channel Clock
93	C5	RSIGF	O	Receive Signaling Freeze Output
94	A4	RSIG	O	Receive Signaling Output
95	D5	RSER	O	Receive Serial Data
96	B4	RMSYNC	O	Receive Multiframe Sync
97	A3	RFSYNC	O	Receive Frame Sync
98	C4	RSYNC	I/O	Receive Sync
99	A2	RLOS/LOTC	O	Receive Loss Of Sync/ Loss Of Transmit Clock
100	B3	RSYSCLK	I	Receive System Clock

5.10 10mm STBGA Package

Figure 5-1 10mm STBGA PACKAGE PIN LAYOUT

	1	2	3	4	5	6	7	8	9	10
A	RCHBLK	RLOS/ LOTC	RFSYNC	RSIG	RPOSO	RCLKI	RDATA	RCLK	RLCLK	ESIBRD
B	JTCLK	JTMS	RSYSCLK	RMSYNC	RCHCLK	RNEGI	DVSS	DVDD	WR* (R/W*)	RD* (DS*)
C	JTDI	RCL	BPCLK	RSYNC	RSIGF	RPOSI	DVDD	RLINK	CS*	A6
D	JTDO	UOP1	UOP0	JTRST	RSER	RCLKO	DVSS	ALE(AS)/ A7	A5	A3
E	8XCLK	LIUC	BTS	TSTRST	UOP2	RNEGO	A4	A2	A1	A0
F	RTIP	RRING	RVDD	RVSS	TCLKI	D7/AD7	D6/AD6	DVDD	D4/AD4	D5/AD5
G	RVSS	MCLK	UOP3	TVSS	TNEGI	DVSS	MUX	D2/AD2	D3/AD3	DVSS
H	XTALD	INT*	NC	TCHBLK	ESIBS0	TPOSO	TSIG	TCHCLK	D0/AD0	D1/AD1
J	RVSS	NC	TVDD	TLCLK	TSYNC	TNEGO	TCLK	TDATA	TSSYNC	ESIBS1
K	NC	TTIP	TRING	TLINK	TPOSI	TCLKO	DVDD	TSER	TESO	TSYSCLK

TOP VIEW

6. PARALLEL PORT

The SCT is controlled via either a non-multiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an external microcontroller or microprocessor. The SCT can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C. Electrical Characteristics in Section 38 for more details.

6.1 Register Map

Table 6-1 REGISTER MAP SORTED BY ADDRESS

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
00		Master Mode Register	MSTRREG	
01		I/O Configuration Register 1	IOCR1	
02		I/O Configuration Register 2	IOCR2	
03		T1 Receive Control Register 1	T1RCR1	
04		T1 Receive Control Register 2	T1RCR2	
05		T1 Transmit Control Register 1	T1TCR1	
06		T1 Transmit Control Register 2	T1TCR2	
07		T1 Common Control Register 1	T1CCR1	
08		Software Signaling Insertion Enable 1	SSIE1	
09		Software Signaling Insertion Enable 2	SSIE2	
0A		Software Signaling Insertion Enable 3	SSIE3	
0B		Software Signaling Insertion Enable 4	SSIE4	
0C		T1 Receive Digital Milliwatt Enable Register 1	T1RDMR1	
0D		T1 Receive Digital Milliwatt Enable Register 2	T1RDMR2	
0E		T1 Receive Digital Milliwatt Enable Register 3	T1RDMR3	
0F		Device Identification Register	IDR	
10		Information Register 1	INFO1	
11		Information Register 2	INFO2	
12		Information Register 3	INFO3	
13				
14		Interrupt Information Register 1	IIR1	
15		Interrupt Information Register 2	IIR2	
16		Status Register 1	SR1	
17		Interrupt Mask Register 1	IMR1	
18		Status Register 2	SR2	
19		Interrupt Mask Register 2	IMR2	
1A		Status Register 3	SR3	
1B		Interrupt Mask Register 3	IMR3	
1C		Status Register 4	SR4	
1D		Interrupt Mask Register 4	IMR4	
1E		Status Register 5	SR5	
1F		Interrupt Mask Register 5	IMR5	
20		Status Register 6	SR6	

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
21		Interrupt Mask Register 6	IMR6	
22		Status Register 7	SR7	
23		Interrupt Mask Register 7	IMR7	
24		Status Register 8	SR8	
25		Interrupt Mask Register 8	IMR8	
26		Status Register 9	SR9	
27		Interrupt Mask Register 9	IMR9	
28		Per-Channel Pointer Register	PCPR	
29		Per-Channel Data Register 1	PCDR1	
2A		Per-Channel Data Register 2	PCDR2	
2B		Per-Channel Data Register 3	PCDR3	
2C		Per-Channel Data Register 4	PCDR4	
2D		Information Register 4	INFO4	
2E		Information Register 5	INFO5	
2F		Information Register 6	INFO6	
30		Information Register 7	INFO7	
31		HDLC #1 Receive Control	H1RC	
32		HDLC #2 Receive Control	H2RC	
33		E1 Receive Control Register 1	E1RCR1	
34		E1 Receive Control Register 2	E1RCR2	
35		E1 Transmit Control Register 1	E1TCR1	
36		E1 Transmit Control Register 2	E1TCR2	
37		BOC Control Register	BOCC	
38		Receive Signaling Change Of State Information 1	RSINFO1	
39		Receive Signaling Change Of State Information 2	RSINFO2	
3A		Receive Signaling Change Of State Information 3	RSINFO3	
3B		Receive Signaling Change Of State Information 4	RSINFO4	
3C		Receive Signaling Change Of State Interrupt Enable 1	RSCSE1	
3D		Receive Signaling Change Of State Interrupt Enable 2	RSCSE2	
3E		Receive Signaling Change Of State Interrupt Enable 3	RSCSE3	
3F		Receive Signaling Change Of State Interrupt Enable 4	RSCSE4	
40		Signaling Control Register	SIGCR	
41		Error Count Configuration Register	ERCNT	
42		Line Code Violation Count Register 1	LCVCR1	
43		Line Code Violation Count Register 2	LCVCR2	
44		Path Code Violation Count Register 1	PCVCR1	
45		Path Code Violation Count Register 2	PCVCR2	
46		Frames Out Of Sync Count Register 1	FOSCR1	
47		Frames Out Of Sync Count Register 2	FOSCR2	
48		E-Bit Count Register 1	EBCR1	
49		E-Bit Count Register 2	EBCR2	
4A		Loopback Control Register	LBCR	
4B		Per-Channel Loopback Enable Register 1	PCLR1	

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
4C		Per-Channel Loopback Enable Register 2	PCLR2	
4D		Per-Channel Loopback Enable Register 3	PCLR3	
4E		Per-Channel Loopback Enable Register 4	PCLR4	
4F		Elastic Store Control Register	ESCR	
50		Transmit Signaling Register 1	TS1	
51		Transmit Signaling Register 2	TS2	
52		Transmit Signaling Register 3	TS3	
53		Transmit Signaling Register 4	TS4	
54		Transmit Signaling Register 5	TS5	
55		Transmit Signaling Register 6	TS6	
56		Transmit Signaling Register 7	TS7	
57		Transmit Signaling Register 8	TS8	
58		Transmit Signaling Register 9	TS9	
59		Transmit Signaling Register 10	TS10	
5A		Transmit Signaling Register 11	TS11	
5B		Transmit Signaling Register 12	TS12	
5C		Transmit Signaling Register 13	TS13	
5D		Transmit Signaling Register 14	TS14	
5E		Transmit Signaling Register 15	TS15	
5F		Transmit Signaling Register 16	TS16	
60		Receive Signaling Register 1	RS1	
61		Receive Signaling Register 2	RS2	
62		Receive Signaling Register 3	RS3	
63		Receive Signaling Register 4	RS4	
64		Receive Signaling Register 5	RS5	
65		Receive Signaling Register 6	RS6	
66		Receive Signaling Register 7	RS7	
67		Receive Signaling Register 8	RS8	
68		Receive Signaling Register 9	RS9	
69		Receive Signaling Register 10	RS10	
6A		Receive Signaling Register 11	RS11	
6B		Receive Signaling Register 12	RS12	
6C		Receive Signaling Register 13	RS13	
6D		Receive Signaling Register 14	RS14	
6E		Receive Signaling Register 15	RS15	
6F		Receive Signaling Register 16	RS16	
70		Common Control Register 1	CCR1	
71		Common Control Register 2	CCR2	
72		Common Control Register 3	CCR3	
73		Common Control Register 4	CCR4	
74		Transmit Channel Monitor Select	TDS0SEL	
75		Transmit DS0 Monitor Register	TDS0M	
76		Receive Channel Monitor Select	RDS0SEL	
77		Receive DS0 Monitor Register	RDS0M	
78		Line Interface Control 1	LIC1	
79		Line Interface Control 2	LIC2	
7A		Line Interface Control 3	LIC3	

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
7B		Line Interface Control 4	LIC4	
7C				
7D				
7E		Idle Array Address Register	IAAR	
7F		Per-Channel Idle Code Value Register	PCICR	
80		Transmit Idle Code Enable Register 1	TCICE1	
81		Transmit Idle Code Enable Register 2	TCICE2	
82		Transmit Idle Code Enable Register 3	TCICE3	
83		Transmit Idle Code Enable Register 4	TCICE4	
84		Receive Idle Code Enable Register 1	RCICE1	
85		Receive Idle Code Enable Register 2	RCICE2	
86		Receive Idle Code Enable Register 3	RCICE3	
87		Receive Idle Code Enable Register 4	RCICE4	
88		Receive Channel Blocking Register 1	RCBR1	
89		Receive Channel Blocking Register 2	RCBR2	
8A		Receive Channel Blocking Register 3	RCBR3	
8B		Receive Channel Blocking Register 4	RCBR4	
8C		Transmit Channel Blocking Register 1	TCBR1	
8D		Transmit Channel Blocking Register 2	TCBR2	
8E		Transmit Channel Blocking Register 3	TCBR3	
8F		Transmit Channel Blocking Register 4	TCBR4	
90		HDLC #1 Transmit Control	H1TC	
91		HDLC #1 FIFO Control	H1FC	
92		HDLC #1 Receive Channel Select 1	H1RCS1	
93		HDLC #1 Receive Channel Select 2	H1RCS2	
94		HDLC #1 Receive Channel Select 3	H1RCS3	
95		HDLC #1 Receive Channel Select 4	H1RCS4	
96		HDLC #1 Receive Time Slot Bits / Sa Bits Select	H1RTSBS	
97		HDLC #1 Transmit Channel Select1	H1TCS1	
98		HDLC #1 Transmit Channel Select2	H1TCS2	
99		HDLC #1 Transmit Channel Select3	H1TCS3	
9A		HDLC #1 Transmit Channel Select4	H1TCS4	
9B		HDLC #1 Transmit Time Slot Bits / Sa Bits Select	H1TTSBS	
9C		HDLC #1 Receive Packet Bytes Available	H1RPBA	
9D		HDLC #1 Transmit FIFO	H1TF	
9E		HDLC #1 Receive FIFO	H1RF	
9F		HDLC #1 Transmit FIFO Buffer Available	H1TFBA	
A0		HDLC #2 Transmit Control	H2TC	
A1		HDLC #2 FIFO Control	H2FC	
A2		HDLC #2 Receive Channel Select 1	H2RCS1	
A3		HDLC #2 Receive Channel Select 2	H2RCS2	
A4		HDLC #2 Receive Channel Select 3	H2RCS3	
A5		HDLC #2 Receive Channel Select 4	H2RCS4	
A6		HDLC #2 Receive Time Slot Bits / Sa Bits Select	H2RTSBS	
A7		HDLC #2 Transmit Channel Select1	H2TCS1	
A8		HDLC #2 Transmit Channel Select2	H2TCS2	
A9		HDLC #2 Transmit Channel Select3	H2TCS3	

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
AA		HDLC #2 Transmit Channel Select4	H2TCS4	
AB		HDLC #2 Transmit Time Slot Bits / Sa Bits Select	H2TTSBS	
AC		HDLC #2 Receive Packet Bytes Available	H2RPBA	
AD		HDLC #2 Transmit FIFO	H2TF	
AE		HDLC #2 Receive FIFO	H2RF	
AF		HDLC #2 Transmit FIFO Buffer Available	H2TFBA	
B0		Extend System Information Bus Control Register 1	ESICR1	
B1		Extend System Information Bus Control Register 2	ESICR2	
B2		Extend System Information Bus Register 1	ESIB1	
B3		Extend System Information Bus Register 2	ESIB2	
B4		Extend System Information Bus Register 3	ESIB3	
B5		Extend System Information Bus Register 4	ESIB4	
B6		In-Band Code Control Register	IBCC	
B7		Transmit Code Definition Register 1	TCD1	
B8		Transmit Code Definition Register 2	TCD2	
B9		Receive Up Code Definition Register 1	RUPCD1	
BA		Receive Up Code Definition Register 2	RUPCD2	
BB		Receive Down Code Definition Register 1	RDNCD1	
BC		Receive Down Code Definition Register 2	RDNCD2	
BD		In-Band Receive Spare Control Register	RSCC	
BE		Receive Spare Code Definition Register 1	RSCD1	
BF		Receive Spare Code Definition Register 2	RSCD2	
C0		Receive FDL Register	RFDL	
C1		Transmit FDL Register	TFDL	
C2		Receive FDL Match Register 1	RFDLM1	
C3		Receive FDL Match Register 2	RFDLM2	
C4				
C5		Interleave Bus Operation Control Register	IBOC	
C6		Receive Align Frame Register	RAF	
C7		Receive Non-Align Frame Register	RNAF	
C8		Receive Si Align Frame	RSiAF	
C9		Receive Si Non-Align Frame	RSiNAF	
CA		Receive Remote Alarm Bits	RRA	
CB		Receive Sa4 Bits	RSa4	
CC		Receive Sa5 Bits	RSa5	
CD		Receive Sa6 Bits	RSa6	
CE		Receive Sa7 Bits	RSa7	
CF		Receive Sa8 Bits	RSa8	
D0		Transmit Align Frame Register	TAF	
D1		Transmit Non-Align Frame Register	TNAF	
D2		Transmit Si Align Frame	TSiAF	
D3		Transmit Si Non-Align Frame	TSiNAF	
D4		Transmit Remote Alarm Bits	TRA	
D5		Transmit Sa4 Bits	TSa4	
D6		Transmit Sa5 Bits	TSa5	

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION	PAGE
D7		Transmit Sa6 Bits	TSa6	
D8		Transmit Sa7 Bits	TSa7	
D9		Transmit Sa8 Bits	TSa8	
DA		Transmit Sa Bit Control Register	TSACR	
DB		BERT Alternating Word Count Rate	BAWC	
DC		BERT Repetitive Pattern Set Register 1	BRP1	
DD		BERT Repetitive Pattern Set Register 2	BRP2	
DE		BERT Repetitive Pattern Set Register 3	BRP3	
DF		BERT Repetitive Pattern Set Register 4	BRP4	
E0		BERT Control Register 1	BC1	
E1		BERT Control Register 2	BC2	
E2				
E3		BERT Bit Count Register 1	BBC1	
E4		BERT Bit Count Register 2	BBC2	
E5		BERT Bit Count Register 3	BBC3	
E6		BERT Bit Count Register 4	BBC4	
E7		BERT Error Count Register 1	BEC1	
E8		BERT Error Count Register 2	BEC2	
E9		BERT Error Count Register 3	BEC3	
EA		BERT Interface Control Register	BIC	
EB		Error Rate Control Register	ERC	
EC		Number Of Errors 1	NOE1	
ED		Number Of Errors 2	NOE2	
EE		Number Of Errors Left 1	NOEL1	
EF		Number Of Errors Left 2	NOEL2	
F0		Test Register	TEST	
F1		Test Register	TEST	
F2		Test Register	TEST	
F3		Test Register	TEST	
F4		Test Register	TEST	
F5		Test Register	TEST	
F6		Test Register	TEST	
F7		Test Register	TEST	
F8		Test Register	TEST	
F9		Test Register	TEST	
FA		Test Register	TEST	
FB		Test Register	TEST	
FC		Test Register	TEST	
FD		Test Register	TEST	
FE		Test Register	TEST	
FF		Test Register	TEST	

NOTES:

1. TEST1 to TEST16 registers are used only by the factory

7. SPECIAL PER-CHANNEL REGISTER OPERATION

Some of the features described in the data sheet that operate on a per-channel basis use a special method for channel selection. There are four registers involved, Per Channel Pointer Register (PCPR) and Per Channel Data Registers 1 – 4 (PCDR1-4). The user selects which function or functions that are to be applied on a per-channel basis by setting the appropriate bit(s) in the PCPR register. The user then writes to the PCDR registers to select the channels for that function. The following is an example of mapping the transmit and receive BERT function to channels 9,10,11,12 ,20 and 21.

Write 11h to PCPR

Write 00h to PCDR1

Write 0fh to PCDR2

Write 18h to PCDR3

Write 00h to PCDR4

More information on how to use these per-channel features can be found in their respective sections in the data sheet.

Register Name: **PCPR**
Register Description: **Per Channel Pointer Register**
Register Address: **28H**

Bit #	7	6	5	4	3	2	1	0
Name	RSOICS	RSRCS	RFCS	BRCS	THSCS	PEICS	TFCS	BTCS
Default	0	0	0	0	0	0	0	0

Bit 0 / Bert Transmit Channel Select (BTCS)

Bit 1 / Transmit Fractional Channel Select (TFCS)

Bit 2 / Payload Error Insert Channel Select (PEICS)

Bit 3 / Transmit Hardware Signaling Channel Select (THSCS)

Bit 4 / Bert Receive Channel Select (BRCS)

Bit 5 / Receive Fractional Channel Select (RFCS)

Bit 6 / Receive Signaling Re-Insertion Channel Select (RSRCS)

Bit 7 / Receive Signaling All Ones Insertion Channel Select (RSOICS)

Register Name: **PCDR1**
 Register Description: **Per Channel Data Register 1**
 Register Address: **29H**

Bit #	7	6	5	4	3	2	1	0
Name								
Default	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1

Register Name: **PCDR2**
 Register Description: **Per Channel Data Register 2**
 Register Address: **2AH**

Bit #	7	6	5	4	3	2	1	0
Name								
Default	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9

Register Name: **PCDR3**
 Register Description: **Per Channel Data Register 3**
 Register Address: **2BH**

Bit #	7	6	5	4	3	2	1	0
Name								
Default	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17


Register Name: **PCDR4**
 Register Description: **Per Channel Data Register 4**
 Register Address: **2CH**

Bit #	7	6	5	4	3	2	1	0
Name								
Default	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25

8. PROGRAMMING MODEL

The DS2155 register map is divided into three groups, T1 specific features, E1 specific features and common features. The typical programming sequence begins with issuing a reset to the DS2155, selecting T1 or E1 operation in the Master Mode Register, enabling T1 or E1 functions and enabling the common functions. The act of resetting the DS2155 automatically clears all configuration and status registers. Therefore, it is not necessary to load unused registers with zeros.

Figure 8-1 **DS2155 PROGRAMMING SEQUENCE**



8.1 Power-Up Sequence

The DS2155 contains an on-chip power-up reset function, which automatically clears the writeable register space immediately after power is supplied to the DS2155. The user can issue a chip reset at any time. Issuing a reset will disrupt traffic flowing through the DS2155 until the device is reprogrammed. The reset can be issued through hardware using the TSTRST pin or through software using the SFTRST function in the Master Mode Register. The LIRST (LIC2.6) should be toggled from zero to one to reset the line interface circuitry (it will take the DS2155 about 40ms to recover from the LIRST bit being toggled). Finally, after the TSYSCLK and RSYSCLK inputs are stable, the receive and transmit elastic stores should be reset (this step can be skipped if the elastic stores are disabled).

8.1.1 Master Mode Register

Register Name: **MSTRREG**
Register Description: **Master Mode Register**
Register Address: **00H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	TEST1	TEST0	T1/E1	SFTRST
Default	0	0	0	0	0	0	0	0

Bit 0 / Software Issued Reset (SFTRST).

A 0 to 1 transition causes the register space in the DS2155 to be cleared. A reset clears all configuration and status registers. The bit automatically clears itself when the reset has completed.

Bit 1 / DS2155 Operating Mode (T1/E1).

Used to select the operating mode of the framer/formatter (digital) portion of the 2155. The operating mode of the LIU must also be programmed.

0 = T1 operation

1 = E1 operation

Bits 2,3 / Test Mode Bits (TEST0, TEST1).

Test modes are used to force the output pins of the 2155 into known states. This can facilitate the checkout of assemblies during the manufacturing process and also be used to isolate devices from shared buses.

TEST1	TEST0	EFFECT ON OUTPUT PINS
0	0	Operate normally
0	1	Force all output pins into 3-state (including all I/O pins and parallel port pins)
1	0	Force all output pins low (including all I/O pins except parallel port pins)
1	1	Force all output pins high (including all I/O pins except parallel port pins)

9. INTERRUPT INFORMATION REGISTERS

The Interrupt Information Registers provide an indication of which Status Registers (SR1 through SR9) are generating an interrupt. When an interrupt occurs, the host can read IIR1 and IIR2 to quickly identify which of the 9 status registers are causing the interrupt.

Register Name: **IIR1**
 Register Description: **Interrupt Information Register 1**
 Register Address: **14H**

Bit #	7	6	5	4	3	2	1	0
Name	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1
Default	0	0	0	0	0	0	0	0

Register Name: **IIR2**
 Register Description: **Interrupt Information Register 2**
 Register Address: **15H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	SR9
Default	0	0	0	0	0	0	0	0

10. T1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS

The T1 framer portion of the DS2155 is configured via a set of nine control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2155 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (T1RCR1 and T1RCR2), two Transmit Control Registers (T1TCR1 and T1TCR2), a Common Control Registers (T1CCR1). Each of these registers are described in this section.

T1 Control Registers

Register Name: **T1RCR1**
 Register Description: **T1 Receive Control Register 1**
 Register Address: **03H**

Bit #	7	6	5	4	3	2	1	0
Name	DMWRD	ARC	OOF1	OOF2	SYNCC	SYNCT	SYNCE	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0 / Re-synchronize (RESYNC).

When toggled from low to high, a resynchronization of the receive side framer is initiated. Must be cleared and set again for a subsequent resync.

Bit 1 / Sync Enable (SYNCE).

0 = auto resync enabled
 1 = auto resync disabled

Bit 2 / Sync Time (SYNCT).

0 = qualify 10 bits
 1 = qualify 24 bits

Bit 3 / Sync Criteria (SYNCC).

In D4 Framing Mode.

0 = search for Ft pattern, then search for Fs pattern
 1 = cross couple Ft and Fs pattern

In ESF Framing Mode.

0 = search for FPS pattern only
 1 = search for FPS and verify with CRC6

Bits 4 to 5 / Out Of Frame Select Bits (OOF2, OOF1).

OOF2	OOF1	OUT OF FRAME CRITERIA
0	0	2/4 frame bits in error
0	1	2/5 frame bits in error
1	0	2/6 frame bits in error
1	1	2/6 frame bits in error

Bit 6 / Auto Resync Criteria (ARC).

0 = Resync on OOF or RCL event
 1 = Resync on OOF only

Bit 7 / Digital Milliwatt Reject Disable (DMWRD). A digital milliwatt patten can emulate the Ft pattern in D4 mode. Normally the DS2155 will reject the DMW pattern as a possible candidate for the Ft pattern.

0 = DMW rejection circuit enabled
 1 = DMW rejection circuit disabled

Register Name: **T1RCR2**
 Register Description: **T1 Receive Control Register 2**
 Register Address: **04H**

Bit #	7	6	5	4	3	2	1	0
Name	-	RFM	RB8ZS	RSLC96	RZSE	RZBTSI	RJC	RD4YM
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Side D4 Yellow Alarm Select (RD4YM).

- 0 = zeros in bit 2 of all channels
- 1 = a one in the S-bit position of frame 12 (J1 Yellow Alarm Mode)

Bit 1 / Receive Japanese CRC6 Enable (RJC).

- 0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)
- 1 = use Japanese standard JT-G704 CRC6 calculation

Bit 2 / Receive Side ZBTSI Support Enable (RZBTSI). Allows ZBTSI information to be output on RLINK pin.

- 0 = ZBTSI disabled
- 1 = ZBTSI enabled

Bit 3 / Receive FDL Zero Destuffer Enable (RZSE). Set this bit to zero if using the internal HDLC/BOC controller instead of the legacy support for the FDL. See Section 24.6 for details.

- 0 = zero destuffer disabled
- 1 = zero destuffer enabled

Bit 4 / Receive SLC-96 Enable (RSLC96). Only set this bit to a one in D4/SLC-96 framing applications. See Section 24.7 for details.

- 0 = SLC-96 disabled
- 1 = SLC-96 enabled

Bit 5 / Receive B8ZS Enable (RB8ZS).

- 0 = B8ZS disabled
- 1 = B8ZS enabled

Bit 6 / Receive Frame Mode Select (RFM).

- 0 = D4 framing mode
- 1 = ESF framing mode

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **T1TCR1**
 Register Description: **T1 Transmit Control Register 1**
 Register Address: **05H**

Bit #	7	6	5	4	3	2	1	0
Name	TJC	TFPT	TCPT	TSSE	GB7S	TFDLS	TBL	TYEL
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Yellow Alarm (TYEL).

0 = do not transmit yellow alarm

1 = transmit yellow alarm

Bit 1 / Transmit Blue Alarm (TBL).

0 = transmit data normally

1 = transmit an unframed all one's code at TPOS and TNEG

Bit 2 / TFDL Register Select (TFDLS).

0 = source FDL or Fs bits from the internal TFDL register (legacy FDL support mode)

1 = source FDL or Fs bits from the internal HDLC controller or the TLINK pin

Bit 3 / Global Bit 7 Stuffing (GB7S).

0 = allow the SSIE registers to determine which channels containing all zeros are to be Bit 7 stuffed

1 = force Bit 7 stuffing in all zero byte channels regardless of how the SSIE registers are programmed

Bit 4 / Transmit Software Signaling Enable (TSSE).

0 = do not source signaling data from the TSx registers regardless of the SSIE registers. The SSIE registers still define which channels are to have B7 stuffing preformed.

1 = source signaling data as enabled by the SSIE registers.

Bit 5 / Transmit CRC Pass Through (TCPT).

0 = source CRC6 bits internally

1 = CRC6 bits sampled at TSER during F-bit time

Bit 6 / Transmit F-Bit Pass Through (TFPT).

0 = F bits sourced internally

1 = F bits sampled at TSER

Bit 7 / Transmit Japanese CRC6 Enable (TJC).

0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)

1 = use Japanese standard JT-G704 CRC6 calculation

Register Name: **T1TCR2**
 Register Description: **T1 Transmit Control Register 2**
 Register Address: **06H**

Bit #	7	6	5	4	3	2	1	0
Name	TB8ZS	TSLC96	TZSE	FBCT2	FBCT1	TD4YM	TZBTSI	TB7ZS
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Side Bit 7 Zero Suppression Enable (TB7ZS).

- 0 = no stuffing occurs
- 1 = Bit 7 force to a one in channels with all zeros

Bit 1 / Transmit Side ZBTSI Support Enable (TZBTSI). Allows ZBTSI information to be input on TLINK pin.

- 0 = ZBTSI disabled
- 1 = ZBTSI enabled

Bit 2 / Transmit Side D4 Yellow Alarm Select (TD4YM).

- 0 = zeros in bit 2 of all channels
- 1 = a one in the S-bit position of frame 12

Bit 3 / F Bit Corruption Type 1. (FBCT1). A low to high transition of this bit causes the next three consecutive Ft (D4 framing mode) or FPS (ESF framing mode) bits to be corrupted causing the remote end to experience a loss of synchronization.

Bit 4 / F Bit Corruption Type 2. (FBCT2). Setting this bit high enables the corruption of one Ft (D4 framing mode) or FPS (ESF framing mode) bit in every 128 Ft or FPS bits as long as the bit remains set.

Bit 5 / Transmit FDL Zero Stuffer Enable (TZSE). Set this bit to zero if using the internal HDLC controller instead of the legacy support for the FDL. See Section 15 for details.

- 0 = zero stuffer disabled
- 1 = zero stuffer enabled

Bit 6/ Transmit SLC-96 / Fs-Bit Insertion Enable (TSLC96). Only set this bit to a one in D4 framing applications. Must be set to one to source the Fs pattern from the TFDL register. See Section 24.7 for details.

- 0 = SLC-96/Fs-bit insertion disabled
- 1 = SLC-96/Fs-bit insertion enabled

Bit 7 / Transmit B8ZS Enable (TB8ZS).

- 0 = B8ZS disabled
- 1 = B8ZS enabled

Register Name: **T1CCR1**
 Register Description: **T1 Common Control Register 1**
 Register Address: **07H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	TFM	PDE	TLOOP
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Loop Code Enable (TLOOP). See Section 26 for details.

0 = transmit data normally

1 = replace normal transmitted data with repeating code as defined in registers TCD1 and TCD2

Bit 1 / Pulse Density Enforcer Enable (PDE). The Framer always examines both the transmit and receive data streams for violations of the following rules which are required by ANSI T1.403: no more than 15 consecutive zeros and at least N ones in each and every time window of $8 \times (N + 1)$ bits where $N = 1$ through 23. Violations for the transmit and receive data streams are reported in the INFO1.6 and INFO1.7 bits respectively. When this bit is set to one, the DS2155 will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, this bit should be set to zero since B8ZS encoded data streams cannot violate the pulse density requirements.

0 = disable transmit pulse density enforcer

1 = enable transmit pulse density enforcer

Bit 2 / Transmit Frame Mode Select (TFM).

0 = D4 framing mode

1 = ESF framing mode

Bit 3 / Unused, must be set to zero for proper operation

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

10.1 T1 Transmit Transparency

The Software Signaling Insertion Enable registers, SSIE1 – SSIE4, can be used to select signaling insertion from the Transmit Signaling registers, TS1 – TS12, on a per-channel basis. Setting a bit in the SSIE_x register allows signaling data to be sourced from the signaling registers for that channel.

In transparent mode, Bit 7 Stuffing and/or Robbed Bit Signaling is prevented from overwriting the data in the channels. If a DS0 is programmed to be clear, no robbed bit signaling will be inserted nor will the channel have Bit 7 stuffing performed. However, in the D4 framing mode, bit 2 will be overwritten by a zero when a Yellow Alarm is transmitted. Also the user has the option to globally override the SSIE_x registers from determining which channels are to have Bit 7 stuffing performed. If the T1TCR1.3 and T1TCR2.0 bits are set to one, then all 24 T1 channels will have Bit 7 stuffing performed on them regardless of how the SSIE_x registers are programmed. In this manner, the SSIE_x registers are only affecting which channels are to have robbed bit signaling inserted into them.

T1 Receive Side Digital Milliwatt Code Generation

Receive side digital milliwatt code generation involves using the Receive Digital Milliwatt Registers (T1RDMR1/2/3) to determine which of the 24 T1 channels of the T1 line going to the backplane should be overwritten with a digital milliwatt pattern. The digital milliwatt code is an eight byte repeating pattern that represents a 1 kHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). Each bit in the T1RDMRx registers, represents a particular channel. If a bit is set to a one, then the receive data in that channel will be replaced with the digital milliwatt code. If a bit is set to zero, no replacement occurs.

Register Name: **T1RDMR1**
Register Description: **T1 Receive Digital Milliwatt Enable Register 1**
Register Address: **0CH**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Digital Milliwatt Enable for Channels 1 to 8 (CH1 to CH8).

0 =do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital milliwatt code

Register Name: **T1RDMR2**
Register Description: **T1 Receive Digital Milliwatt Enable Register 2**
Register Address: **0DH**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Digital Milliwatt Enable for Channels 9 to 16 (CH9 to CH16).

0 =do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital milliwatt code

Register Name: **T1RDMR3**
Register Description: **T1 Receive Digital Milliwatt Enable Register 3**
Register Address: **0EH**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Digital Milliwatt Enable for Channels 17 to 24 (CH17 to CH24).

0 = do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital milliwatt code

10.2 T1 Status And Information Registers

When a particular event has occurred (or is occurring), the appropriate bit in one of these registers will be set to a one. All of the bits in SR2 and INFO1 registers operate in a latched fashion. This means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RBL, RYEL, RCL, and RLOS alarms, the bit will remain set if the alarm is still present).

The user will always proceed a read of any of the registers with a write. The byte written to the register will inform the DS2155 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. This write-read scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2155 with higher-order software languages.

The SR2 register has the unique ability to initiate a hardware interrupt via the INT output pin. Each of the alarms and events in SR2 can be either masked or unmasked from the interrupt pin via the Interrupt Mask Register 1 (IMR1). The interrupts caused by alarms in SR2 (namely RYEL, RBL, and RLOS) act differently than the interrupts caused by events in SR2 (namely RMF and TMF). The alarm caused interrupts will force the INT pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in Table 11-1. The INT pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The event caused interrupts will force the INT pin low when the event occurs. The INT pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

Register Name: **INFO1**
 Register Description: **Information Register 1**
 Register Address: **10H**

Bit #	7	6	5	4	3	2	1	0
Name	RPDV	TPDV	COFA	8ZD	16ZD	SEFE	B8ZS	FBE
Default	0	0	0	0	0	0	0	0

Bit 0 / Frame Bit Error Event (FBE). Set when a Ft (D4) or FPS (ESF) framing bit is received in error.

Bit 1 / B8ZS Code Word Detect Event (B8ZS). Set when a B8ZS code word is detected at RPOS and RNEG independent of whether the B8ZS mode is selected or not via T1TCR2.7. Useful for automatically setting the line coding.

Bit 2 / Severely Errored Framing Event (SEFE). Set when 2 out of 6 framing bits (Ft or FPS) are received in error.

Bit 3 / Sixteen Zero Detect Event (16ZD). Set when a string of at least sixteen consecutive zeros (regardless of the length of the string) have been received at RPOSI and RNEGI.

Bit 4 / Eight Zero Detect Event (8ZD). Set when a string of at least eight consecutive zeros (regardless of the length of the string) have been received at RPOSI and RNEGI.

Bit 5 / Change of Frame Alignment Event (COFA). Set when the last resync resulted in a change of frame or multiframe alignment.

Bit 6 / Transmit Pulse Density Violation Event (TPDV). Set when the transmit data stream does not meet the ANSI T1.403 requirements for pulse density.

Bit 7 / Receive Pulse Density Violation Event (RPDV). Set when the receive data stream does not meet the ANSI T1.403 requirements for pulse density.

Register Name: **SR2**
 Register Description: **Status Register 2**
 Register Address: **18H**

Bit #	7	6	5	4	3	2	1	0
Name	LBD	RUA1C	FRCLC	RLOSC	RYEL	RUA1	FRCL	RLOS
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Loss of Sync Condition (RLOS). Set when the DS2155 is not synchronized to the received data stream.

Bit 1 / Framer Receive Carrier Loss Condition (FRCL). Set when 255 (or 2048 if E1RCR2.0 = 1) E1 mode or 192 T1 mode consecutive zeros have been detected at RPOSI and RNEGI.

Bit 2 / Receive Unframed All Ones (Blue Alarm) Condition (RUA1). Set when an unframed all one's code is received at RPOSI and RNEGI

Bit 3 / Receive Yellow Alarm Condition (RYEL). Set when a yellow alarm is received at RPOSI and RNEGI.

Bit 4 / Receive Loss of Sync Clear Event (RLOSC). Set when the framer achieves synchronization; will remain set until read

Bit 5 / Framer Receive Carrier Loss Clear Event (FRCLC). Set when carrier loss condition at RPOSI and RNEGI is no longer detected

Bit 6 / Receive Unframed All Ones Clear Event (RUA1C). Set when the unframed all ones condition is no longer detected

Bit 7 / Latched BOC Detected Event (LBD). A latched version of the BD status bit (INFO2.6). Will be cleared when read.

Register Name: **IMR2**
Register Description: **Interrupt Mask Register 2**
Register Address: **19H**

Bit #	7	6	5	4	3	2	1	0
Name	LBD	RUA1C	FRCLC	RLOSC	RYEL	RUA1	FRCL	RLOS
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Loss of Sync Condition (RLOS).

0 = interrupt masked
1 = interrupt enabled – interrupts on rising edge only

Bit 1 / Framer Receive Carrier Loss Condition (FRCL).

0 = interrupt masked
1 = interrupt enabled – interrupts on rising edge only

Bit 2 / Receive Unframed All Ones (Blue Alarm) Condition (RUA1).

0 = interrupt masked
1 = interrupt enabled – interrupts on rising edge only

Bit 3 / Receive Yellow Alarm Condition (RYEL).

0 = interrupt masked
1 = interrupt enabled – interrupts on rising edge only

Bit 4 / Receive Loss of Sync Clear Event (RLOSC).

0 = interrupt masked
1 = interrupt enabled

Bit 5 / Framer Receive Carrier Loss Condition Clear (FRCLC).

0 = interrupt masked
1 = interrupt enabled

Bit 6 / Receive Unframed All Ones Condition Clear Event (RUA1C).

0 = interrupt masked
1 = interrupt enabled

Bit 7 / Latched BOC Detected Event (LBD).

0 = interrupt masked
1 = interrupt enabled

Table 10-1 **T1 ALARM CRITERIA**

ALARM	SET CRITERIA	CLEAR CRITERIA
Blue Alarm (AIS) (see note 1 below)	when over a 3 ms window, 5 or less zeros are received	when over a 3 ms window, 6 or more zeros are received
Yellow Alarm (RAI) 1. D4 bit 2 mode (T1RCR2.0 = 0) 2. D4 12th F-bit mode (T1RCR2.0 = 1; this mode is also referred to as the “Japanese Yellow Alarm”) 3. ESF mode	when bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences when the 12th framing bit is set to one for two consecutive occurrences when 16 consecutive patterns of 00FF appear in the FDL	when bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences when the 12th framing bit is set to zero for two consecutive occurrences when 14 or less patterns of 00FF hex out of 16 possible appear in the FDL
Red Alarm (LRCL) (this alarm is also referred to as Loss Of Signal)	when 192 consecutive zeros are received	when 14 or more ones out of 112 possible bit positions are received starting with the first one received

NOTES:

1. The definition of Blue Alarm (or Alarm Indication Signal) is an unframed all ones signal. Blue alarm detectors should be able to operate properly in the presence of a $10E-3$ error rate and they should not falsely trigger on a framed all ones signal. The blue alarm criteria in the DS2155 has been set to achieve this performance. It is recommended that the RBL bit be qualified with the RLOS bit.

2. ANSI specifications use a different nomenclature than the DS2155 does; the following terms are equivalent:

RBL = AIS
RCL = LOS
RLOS = LOF
RYEL = RAI

11. E1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS

The E1 framer portion of the DS2155 is configured via a set of four control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2155 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (E1RCR1 and E1RCR2), and two Transmit Control Registers (E1TCR1 and E1TCR2). There are also 4 status and information registers. Each of these eight registers are described in this section.

11.1 E1 Control Registers

Register Name: **E1RCR1**
 Register Description: **E1 Receive Control Register 1**
 Register Address: **33H**

Bit #	7	6	5	4	3	2	1	0
Name	RSERC	RSIGM	RHDB3	RG802	RCRC4	FRC	SYNCE	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0 / Resync (RESYNC). When toggled from low to high, a resync is initiated. Must be cleared and set again for a subsequent resync.

Bit 1 / Sync Enable (SYNCE).

0 = auto resync enabled
 1 = auto resync disabled

Bit 2 / Frame Resync Criteria (FRC).

0 = resync if FAS received in error 3 consecutive times
 1 = resync if FAS or bit 2 of non-FAS is received in error 3 consecutive times

Bit 3 / Receive CRC4 Enable (RCRC4).

0 = CRC4 disabled
 1 = CRC4 enabled

Bit 4 / Receive G.802 Enable (RG802). See Section 19 for details.

0 = do not force RCHBLK high during bit 1 of timeslot 26
 1 = force RCHBLK high during bit 1 of timeslot 26

Bit 5 / Receive HDB3 Enable (RHDB3).

0 = HDB3 disabled
 1 = HDB3 enabled

Bit 6 / Receive Signaling Mode Select (RSIGM).

0 = CAS signaling mode
 1 = CCS signaling mode

Bit 7 / RSER Control (RSERC).

0 = allow RSER to output data as received under all conditions
 1 = force RSER to one under loss of frame alignment conditions

Table 6–1 E1 SYNC/RESYNC CRITERIA

FRAME OR MULTIFRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS present in frame N and N + 2, and FAS not present in frame N + 1	Three consecutive incorrect FAS received Alternate: (E1RCR1.2 = 1) The above criteria is met or three consecutive incorrect bit 2 of non-FAS received	G.706 4.1.1 4.1.2
CRC4	Two valid MF alignment words found within 8 ms	915 or more CRC4 code words out of 1000 received in error	G.706 4.2 and 4.3.2
CAS	Valid MF alignment word found and previous timeslot 16 contains code other than all zeros	Two consecutive MF alignment words received in error	G.732 5.2

Register Name: **E1RCR2**
 Register Description: **E1 Receive Control Register 2**
 Register Address: **34H**

Bit #	7	6	5	4	3	2	1	0
Name	Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	-	-	RCLA
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Carrier Loss (RCL) Alternate Criteria (RCLA). Defines the criteria for a Receive Carrier Loss condition for both the framer and Line Interface (LIU)

0 = RCL declared upon 255 consecutive zeros (125 us)

1 = RCL declared upon 2048 consecutive zeros (1 ms)

Bit 1 / Unused, must be set to zero for proper operation

Bit 2 / Unused, must be set to zero for proper operation

Bit 3 / Sa4 Bit Select(Sa4S). Set to one to have RLCLK pulse at the Sa4 bit position; set to zero to force RLCLK low during Sa4 bit position. See Section 36 for details.

Bit 4 / Sa5 Bit Select(Sa5S). Set to one to have RLCLK pulse at the Sa5 bit position; set to zero to force RLCLK low during Sa5 bit position. See Section 36 for details.

Bit 5 / Sa6 Bit Select(Sa6S). Set to one to have RLCLK pulse at the Sa6 bit position; set to zero to force RLCLK low during Sa6 bit position. See Section 36 for details.

Bit 6 / Sa7 Bit Select(Sa7S). Set to one to have RLCLK pulse at the Sa7 bit position; set to zero to force RLCLK low during Sa7 bit position. See Section 36 for details.

Bit 7 / Sa8 Bit Select (Sa8S). Set to one to have RLCLK pulse at the Sa8 bit position; set to zero to force RLCLK low during Sa8 bit position. See Section 36 for details.

Register Name: **E1TCR1**
 Register Description: **E1 Transmit Control Register 1**
 Register Address: **35H**

Bit #	7	6	5	4	3	2	1	0
Name	TFPT	T16S	TUA1	TSiS	TSA1	THDB3	TG802	TCRC4
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit CRC4 Enable (TCRC4).

0 = CRC4 disabled

1 = CRC4 enabled

Bit 1 / Transmit G.802 Enable (TG802). See Section 36 for details.

0 = do not force TCHBLK high during bit 1 of timeslot 26

1 = force TCHBLK high during bit 1 of timeslot 26

Bit 2 / Transmit HDB3 Enable (THDB3).

0 = HDB3 disabled

1 = HDB3 enabled

Bit 3 / Transmit Signaling All Ones (TSA1).

0 = normal operation

1 = force timeslot 16 in every frame to all ones

Bit 4 / Transmit International Bit Select (TSiS).

0 = sample Si bits at TSER pin

1 = source Si bits from TAF and TNAF registers (in this mode, E1TCR1.7 must be set to 0)

Bit 5 / Transmit Unframed All Ones (TUA1).

0 = transmit data normally

1 = transmit an unframed all one's code at TPOSO and TNEGO

Bit 6 / Transmit Timeslot 16 Data Select (T16S). See Section 17.2 for details

0 = timeslot 16 determined by the SSIEx registers and the THSCS function in the PCPR register

1 = source timeslot 16 from TS1 to TS16 registers

Bit 7 / Transmit Timeslot 0 Pass Through (TFPT).

0 = FAS bits/Sa bits/Remote Alarm sourced internally from the TAF and TNAF registers

1 = FAS bits/Sa bits/Remote Alarm sourced from TSER

Register Name: **E1TCR2**
 Register Description: **E1 Transmit Control Register 2**
 Register Address: **36H**

Bit #	7	6	5	4	3	2	1	0
Name	Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	AEBE	AAIS	ARA
Default	0	0	0	0	0	0	0	0

Bit 0 / Automatic Remote Alarm Generation (ARA).

0 = disabled
 1 = enabled

Bit 1 / Automatic AIS Generation (AAIS).

0 = disabled
 1 = enabled

Bit 2 / Automatic E-Bit Enable (AEBE).

0 = E-bits not automatically set in the transmit direction
 1 = E-bits automatically set in the transmit direction

Bit 3 / Sa4 Bit Select (Sa4S). Set to one to source the Sa4 bit from the TLINK pin; set to zero to not source the Sa4 bit. See Section 36 for details.

Bit 4 / Sa5 Bit Select (Sa5S). Set to one to source the Sa5 bit from the TLINK pin; set to zero to not source the Sa5 bit. See Section 36 for details.

Bit 5 / Sa6 Bit Select (Sa6S). Set to one to source the Sa6 bit from the TLINK pin; set to zero to not source the Sa6 bit. See Section 36 for details.

Bit 6 / Sa7 Bit Select (Sa7S). Set to one to source the Sa7 bit from the TLINK pin; set to zero to not source the Sa7 bit. See Section 36 for details.

Bit 7 / Sa8 Bit Select (Sa8S). Set to one to source the Sa8 bit from the TLINK pin; set to zero to not source the Sa8 bit. See Section 36 for details.

11.2 Automatic Alarm Generation

The device can be programmed to automatically transmit AIS or Remote Alarm. When automatic AIS generation is enabled ($E1TCR2.1 = 1$), the device monitors the receive side framer to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all one's) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the framer will either force an AIS or Remote alarm.

When automatic RAI generation is enabled ($E1TCR2.0 = 1$), the framer monitors the receive side to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all one's) reception, or loss of receive carrier (or signal) or if CRC4 multiframe synchronization cannot be found within 128ms of FAS synchronization (if CRC4 is enabled). If any one (or more) of the above conditions is present, then the framer will transmit a RAI alarm. RAI generation conforms to ETS 300 011 specifications and a constant Remote Alarm will be transmitted if the DS2155 cannot find CRC4 multiframe synchronization within 400 ms as per G.706.

Note: It is an illegal state to have both automatic AIS generation and automatic Remote Alarm generation enabled at the same time.

11.3 E1 Status And Information Registers

There is a set of four registers that contain information on the current real time status of the E1 framer in the DS2155, Status Register 3 (SR3), Status Register 4 (SR4), Information Register 3 (INFO3), and Information Register 7 (INFO7).

When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a one. All of the bits in SR3, SR4 and INFO3 registers operate in a latched fashion. This means that if an event or an alarm occurs and a bit is set to a one in any of these registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RRA, FRCL, RUA1, and RLOS alarms, the bit will remain set if the alarm is still present). The INFO7 register contents are not latched therefore a read of that register yield real time information.

The user will always proceed a read of the SR3, SR4 and INFO3 registers with a write. The byte written to the register will inform the framer which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. This write-read scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2155 with higher-order software languages.

The INFO7 register operates differently than the other three. It is a read only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR3 and SR4 registers have the unique ability to initiate a hardware interrupts via the INT* output pin. Each of the alarms and events in SR3 and SR4 can be either masked or unmasked from the interrupt pin via Interrupt Mask Register 3 (IMR3) and Interrupt Mask Register 4 (IMR4).

The interrupts caused by alarms in SR3 act differently than the interrupts caused by events in SR4. The alarm caused interrupts will force the INT* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in Table 10-1). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present.

The event caused interrupts of SR4 will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

Register Name: **INFO3**
 Register Description: **Information Register 3**
 Register Address: **12H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	CRCRC	FASRC	CASRC
Default	0	0	0	0	0	0	0	0

Bit 0 / CAS Resync Criteria Met Event (CASRC). Set when 2 consecutive CAS MF alignment words are received in error.

Bit 1 / FAS Resync Criteria Met Event (FASRC). Set when 3 consecutive FAS words are received in error.

Bit 2 / CRC Resync Criteria Met Event (CRCRC). Set when 915/1000 code words are received in error.

Register Name: **INFO7**
Register Description: **Information Register 7**
Register Address: **30H**

Bit #	7	6	5	4	3	2	1	0
Name	CSC5	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA
Default	0	0	0	0	0	0	0	0

Bit 0 / CRC4 MF Sync Active (CRC4SA). Set while the synchronizer is searching for the CRC4 MF alignment word.

Bit 1 / CAS MF Sync Active (CASSA). Set while the synchronizer is searching for the CAS MF alignment word.

Bit 2 / FAS Sync Active (FASSA). Set while the synchronizer is searching for alignment at the FAS level.

Bit 3 to 7 / CRC4 Sync Counter Bits (CSC0 & CSC2 to CSC4). The CRC4 Sync Counter increments each time the 8 ms CRC4 multiframe search times out. The counter is cleared when the framer has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (E1RCR1.3 = 0). This counter is useful for determining the amount of time the framer has been searching for synchronization at the CRC4 level. ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400 ms, then the search should be abandoned and proper action taken. The CRC4 Sync Counter will rollover. CSC0 is the LSB of the 6-bit counter. (Note: The next to LSB is not accessible. CSC1 is omitted to allow resolution to >400ms using 5 bits)

Register Name: **SR3**
Register Description: **Status Register 3**
Register Address: **1AH**

Bit #	7	6	5	4	3	2	1	0
Name	LSPARE	LDN	LUP	LOTC	LORC	V52LNK	RDMA	RRA
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Remote Alarm Condition (RRA). Set when a remote alarm is received at RPOSI and RNEGI

Bit 1 / Receive Distant MF Alarm Condition (RDMA). Set when bit-6 of timeslot 16 in frame 0 has been set for two consecutive multiframes. This alarm is not disabled in the CCS signaling mode.

Bit 2 / V5.2 Link Detected Condition (V52LNK). Set on detection of a V5.2 link identification signal. (G.965).

Bit 3 / Loss of Receive Clock Condition (LORC). Set when the RCLKI pin has not transitioned for one channel time.

Bit 4 / Loss of Transmit Clock Condition (LOTC). Set when the TCLK pin has not transitioned for one channel time. Will force the LOTC pin high if enabled via CCR1.0.

Bit 5 / Loop Up Code Detected Condition (LUP). Set when the loop up code as defined in the RUPCD1/2 register is being received. See Section 26 for details.

Bit 6 / Loop Down Code Detected Condition (LDN). Set when the loop down code as defined in the RDNCD1/2 register is being received. See Section 26 for details.

Bit 7 / Spare Code Detected Condition (LSPARE). Set when the spare code as defined in the RSCD1/2 registers is being received. See Section 26 for details.

Register Name: **IMR3**
 Register Description: **Interrupt Mask Register 3**
 Register Address: **1BH**

Bit #	7	6	5	4	3	2	1	0
Name	LSPARE	LDN	LUP	LOTIC	LORC	V52LNK	RDMA	RRA
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Remote Alarm Condition (RRA).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 1 / Receive Distant MF Alarm Condition (RDMA).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 2 / V5.2 Link Detected Condition (V52LNK).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 3 / Loss of Receive Clock Condition (LORC).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 4 / Loss of Transmit Clock Condition (LOTIC).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 5 / Loop Up Code Detected Condition (LUP).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 6 / Loop Down Code Detected Condition (LDN).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 7 / Spare Code Detected Condition (LSPARE).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Table 11-1 **E1 ALARM CRITERIA**

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU SPEC.
RLOS	An RLOS condition exist on power up prior to initial synchronization, when a re-sync criteria has been met, or when a manual re-sync has been initiated via E1RCR1.0		
RCL	255 or 2048 consecutive zeros received as determined by E1RCR2.0	in 255-bit times, at least 32 ones are received	G.775 / G.962
RRA	bit 3 of non-align frame set to one for three consecutive occasions	bit 3 of non-align frame set to zero for three consecutive occasions	O.162 2.1.4
RUA1	less than three zeros in two frames (512-bits)	more than two zeros in two frames (512-bits)	O.162 1.6.1.2
RDMA	bit-6 of timeslot 16 in frame 0 has been set for two consecutive multiframes		
V52LNK	2 out of 3 Sa7 bits are zero		G.965

Register Name: **SR4**
Register Description: **Status Register 4**
Register Address: **1CH**

Bit #	7	6	5	4	3	2	1	0
Name	-	RSA1	RSA0	TMF	TAF	RMF	RCMF	RAF
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Align Frame Event (RAF). Set every 250 us at the beginning of align frames. Used to alert the host that Si and Sa bits are available in the RAF and RNAF registers.

Bit 1 / Receive CRC4 Multiframe Event (RCMF). Set on CRC4 multiframe boundaries; will continue to be set every 2 ms on an arbitrary boundary if CRC4 is disabled.

Bit 2 / Receive Multiframe Event (RMF).

E1 Mode: Set every 2 ms (regardless if CAS signaling is enabled or not) on receive multiframe boundaries. Used to alert the host that signaling data is available.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries

Bit 3 / Transmit Align Frame Event (TAF). Set every 250 us at the beginning of align frames. Used to alert the host that the TAF and TNAF registers need to be updated.

Bit 4 / Transmit Multiframe Event (TMF).

E1 Mode: Set every 2 ms (regardless if CRC4 is enabled) on transmit multiframe boundaries. Used to alert the host that signaling data needs to be updated.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries

Bit 5 / Receive Signaling All Zeros Event (RSA0). Set when over a full MF, timeslot 16 contains all zeros.

Bit 6 / Receive Signaling All Ones Event (RSA1). Set when the contents of timeslot 16 contains less than three zeros over 16 consecutive frames. This alarm is not disabled in the CCS signaling mode.

Register Name: **IMR4**
 Register Description: **Interrupt Mask Register 4**
 Register Address: **1DH**

Bit #	7	6	5	4	3	2	1	0
Name	-	RSA1	RSA0	TMF	TAF	RMF	RCMF	RAF
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Align Frame Event (RAF).

0 = interrupt masked

1 = interrupt enabled

Bit 1 / Receive CRC4 Multiframe Event (RCMF).

0 = interrupt masked

1 = interrupt enabled

Bit 2 / Receive Multiframe Event (RMF).

0 = interrupt masked

1 = interrupt enabled

Bit 3 / Transmit Align Frame Event (TAF).

0 = interrupt masked

1 = interrupt enabled

Bit 4 / Transmit Multiframe Event (TMF).

0 = interrupt masked

1 = interrupt enabled

Bit 5 / Receive Signaling All Zeros Event (RSA0).

0 = interrupt masked

1 = interrupt enabled

Bit 6 / Receive Signaling All Ones Event (RSA1).

0 = interrupt masked

1 = interrupt enabled

12. COMMON CONTROL AND STATUS REGISTERS

Register Name: **CCR1**
Register Description: **Common Control Register 1**
Register Address: **70H**

Bit #	7	6	5	4	3	2	1	0
Name	-	CRC4R	SIE	ODM	DICAI	TCSS1	TCSS0	RLOSF
Default	0	0	0	0	0	0	0	0

Bit 0 / Function of the RLOS/LOTC Output (RLOSF).

0 = Receive Loss of Sync (RLOS)
1 = Loss of Transmit Clock (LOTC)

Bit 1 / Transmit Clock Source Select bit 0 (TCSS0).

Bit 2 / Transmit Clock Source Select bit 1 (TCSS1).

TCSS1	TCSS0	Transmit Clock Source
0	0	The TCLK pin is always the source of Transmit Clock.
0	1	Switch to the clock present at RCLK when the signal at the TCLK pin fails to transition after 1 channel time.
1	0	Use the scaled signal present at MCLK as the Transmit Clock. The TCLK pin is ignored.
1	1	Use the signal present at RCLK as the Transmit Clock. The TCLK pin is ignored.

Bit 3 / Disable Idle Code Auto Increment (DICAI) Selects / de-selects the auto increment feature for the transmit and receive idle code array address register. See section 18.

0 = Addresses in IAAR register automatically increment on every read/write operation to the PCICR register
1 = addresses in IAAR register do not automatically increment

Bit 4 / Output Data Mode (ODM).

0 = pulses at TPOSO and TNEGO are one full TCLKO period wide
1 = pulses at TPOSO and TNEGO are 1/2 TCLKO period wide

Bit 5 / Signaling Integration Enable (SIE).

0 = signaling changes of state reported on any change in selected channels
1 = signaling must be stable for 3 multiframe in order for a change of state to be reported

Bit 6 / CRC-4 Recalculate (CRC4R).

0 = transmit CRC-4 generation and insertion operates in normal mode

1 = transmit CRC-4 generation operates according to G.706 Intermediate Path Recalculation method.

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **IDR**
 Register Description: **Device Identification Register**
 Register Address: **0FH**

Bit #	7	6	5	4	3	2	1	0
Name	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
Default	1	0	1	1	0	0	0	0

Bits 0 to 3 / Chip Revision Bits (ID0 to ID3). The lower four bits of the IDR are used to display the die revision of the chip. ID0 is the LSB of a decimal code that represents the chip revision.

Bits 4 to 7 / Device ID (ID4 to ID7). The upper four bits of the IDR are used to display the DS2155 ID

13. I/O PIN CONFIGURATION OPTIONS

Register Name: **IOCR1**
 Register Description: **I/O Configuration Register 1**
 Register Address: **01H**

Bit #	7	6	5	4	3	2	1	0
Name	RSMS	RSMS2	RSMS1	RSIO	TSDW	TSM	TSIO	ODF
Default	0	0	0	0	0	0	0	0

Bit 0 / Output Data Format (ODF).

0 = bipolar data at TPOSO and TNEGO
 1 = NRZ data at TPOSO; TNEGO = 0

Bit 1 / TSYNC I/O Select (TSIO).

0 = TSYNC is an input
 1 = TSYNC is an output

Bit 2 / TSYNC Mode Select (TSM). Selects frame or multiframe mode for the TSYNC pin. See the timing in Section 35

0 = frame mode
 1 = multiframe mode

Bit 3 / TSYNC Double-Wide (TSDW). (note: this bit must be set to zero when IOCR1.2 = 1 or when IOCR1.1 = 0)

0 = do not pulse double-wide in signaling frames
 1 = do pulse double-wide in signaling frames

Bit 4 / RSYNC I/O Select (RSIO). (note: this bit must be set to zero when ESCR.0 = 0)

0 = RSYNC is an output
 1 = RSYNC is an input (only valid if elastic store enabled)

Bit 5 / RSYNC Mode Select 1(RSMS1). Selects frame or multiframe pulse when RSYNC pin is in output mode. In input mode (elastic store must be enabled) multiframe mode is only useful when receive signaling re-insertion is enabled. See the timing in Section 35

0 = frame mode
 1 = multiframe mode

Bit 6 / RSYNC Mode Select 2(RSMS2).

T1: RSYNC pin must be programmed in the output frame mode (IOCR1.5 = 0, IOCR1.4 = 0).

0 = do not pulse double wide in signaling frames

1 = do pulse double wide in signaling frames

E1: RSYNC pin must be programmed in the output multiframe mode (IOCR1.5 = 1, IOCR1.4 = 0).

0 = RSYNC outputs CAS multiframe boundaries

1 = RSYNC outputs CRC4 multiframe boundaries

Bit 7 / RSYNC Multiframe Skip Control (RSMS). Useful in framing format conversions from D4 to ESF. This function is not available when the receive side elastic store is enabled. RSYNC must be set to output multiframe pulses (IOCR1.5 = 1 and IOCR1.4 = 0).

0 = RSYNC will output a pulse at every multiframe

1 = RSYNC will output a pulse at every other multiframe

Register Name: **IOCR2**
Register Description: **I/O Configuration Register 2**
Register Address: **02H**

Bit #	7	6	5	4	3	2	1	0
Name	RCLKINV	TCLKINV	RSYNCINV	TSYNCINV	TSSYNCINV	H100EN	TSCLKM	RSCLKM
Default	0	0	0	0	0	0	0	0

Bit 0 / RSYCLK Mode Select (RSCLKM).

0 = if RSYCLK is 1.544 MHz
1 = if RSYCLK is 2.048 MHz or IBO enabled (see Section 29 for details on IBO function)

Bit 1 / TSYCLK Mode Select (TSCLKM).

0 = if TSYCLK is 1.544 MHz
1 = if TSYCLK is 2.048/4.096/8.192 MHz or IBO enabled (see Section 29 for details on IBO function)

Bit 2 / H.100 SYNC Mode (H100EN).

0 = Normal operation
1 = SYNC shift

Bit 3 / TSSYNC Invert (TSSYNCINV).

0 = No inversion
1 = Invert

Bit 4 / TSYNC Invert (TSYNCINV).

0 = No inversion
1 = Invert

Bit 5 / RSYNC Invert (RSYNCINV).

0 = No inversion
1 = Invert

Bit 6 / TCLK Invert (TCLKINV).

0 = No inversion
1 = Invert

Bit 7 / RCLK Invert (RCLKINV).

0 = No inversion
1 = Invert

14. LOOPBACK CONFIGURATION

Register Name: **LBCR**
Register Description: **Loopback Control Register**
Register Address: **4AH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	LIUC	LLB	RLB	PLB	FLB
Default	0	0	0	0	0	0	0	0

Bit 0 / Framer Loopback (FLB).

0 = loopback disabled
1 = loopback enabled

This loopback is useful in testing and debugging applications. In FLB, the DS2155 will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

1. (T1 mode) an unframed all one's code will be transmitted at TPOSO and TNEGO
(E1 mode) normal data will be transmitted at TPOSO and TNEGO
2. data at RPOSI and RNEGI will be ignored
3. all receive side signals will take on timing synchronous with TCLK instead of RCLKI.
Please note that it is not acceptable to have RCLK tied to TCLK during this loopback because this will cause an unstable condition.

Bit 1 / Payload Loopback (PLB).

0 = loopback disabled
1 = loopback enabled

When PLB is enabled, the following will occur:

1. data will be transmitted from the TPOSO and TNEGO pins synchronous with RCLK instead of TCLK
2. all of the receive side signals will continue to operate normally
3. the TCHCLK and TCHBLK signals are forced low
4. data at the TSER, TDATA, and TSIG pins is ignored
5. the TLCLK signal will become synchronous with RCLK instead of TCLK.

T1 Mode. Normally, this loopback is only enabled when ESF framing is being performed but can be enabled also in D4 framing applications. In a PLB situation, the DS2155 will loop the 192 bits of pay-load data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the DS2155.

E1 Mode. In a PLB situation, the DS2155 will loop the 248 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The transmit section will modify the payload as if it was input at TSER. The FAS word, Si, Sa and E bits, and CRC4 are not looped back, they are reinserted by the DS2155.

Bit 2 / Remote Loopback (RLB). In this loopback, data input via the RPOSI and RNEGI pins will be transmitted back to the TPOSO and TNEGO pins. Data will continue to pass through the receive side framer of the DS2155 as it would normally and the data from the transmit side formatter will be ignored. Please see Figure 4-1 DS2155 BLOCK DIAGRAM for more details.

0 = loopback disabled
1 = loopback enabled

Bit 3 / Local Loopback (LLB). In this loopback, data will continue to be transmitted as normal through the transmit side of the SCT. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator. Please see Figure 4-2 for more details.

0 = loopback disabled
1 = loopback enabled

Bit 4 / Line Interface Unit mux Control (LIUC). This is a software version of the LIUC pin. When the LIUC pin is connected high the LIUC bit has control. When the LIUC pin is connected low the framer and LIU are separated and the LIUC bit has no effect

0 = if LIUC pin connected high, LIU internally connected to framer block and deactivate the TPOSI / TNEGI / TCLKI / RPOSI / RNEGI / RCLKI pins.

1 = if LIUC pin connected high, disconnect LIU from framer block and activate the TPOSI / TNEGI / TCLKI / RPOSI / RNEGI / RCLKI pins.

LIUC pin	LIUC bit	
0	0	LIU & Framer separated
0	1	LIU & Framer separated
1	0	LIU & Framer <u>connected</u>
1	1	LIU & Framer separated

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

14.1 Per-Channel Loopback

The Per-Channel Loopback Registers (PCLRs) determine which channels (if any) from the backplane should be replaced with the data from the receive side or in other words, off of the T1 or E1 line. If this loopback is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC. There are no restrictions on which channels can be looped back or on how many channels can be looped back.

Each of the bit position in the Per-Channel Loopback Registers (PCLR1/PCLR2/PCLR3/PCLR4) represent a DS0 channel in the outgoing frame. When these bits are set to a one, data from the corresponding receive channel will replace the data on TSER for that channel.

Register Name: **PCLR1**
Register Description: **Per-Channel Loopback Enable Register 1**
Register Address: **4BH**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Per-Channel Loopback Enable for Channels 1 to 8 (CH1 to CH8).

0 = Loopback disabled

1 = Enable Loopback. Source data from the corresponding receive channel

Register Name: **PCLR2**
Register Description: **Per-Channel Loopback Enable Register 2**
Register Address: **4CH**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Per-Channel Loopback Enable for Channels 9 to 16 (CH9 to CH16).

0 = Loopback disabled

1 = Enable Loopback. Source data from the corresponding receive channel

Register Name: **PCLR3**
 Register Description: **Per-Channel Loopback Enable Register 3**
 Register Address: **4DH**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Per-Channel Loopback Enable for Channels 17 to 24 (CH17 to CH24).

0 = Loopback disabled

1 = Enable Loopback. Source data from the corresponding receive channel

Register Name: **PCLR4**
 Register Description: **Per-Channel Loopback Enable Register 4**
 Register Address: **4EH**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Per-Channel Loopback Enable for Channels 25 to 32 (CH25 to CH32).

0 = Loopback disabled

1 = Enable Loopback. Source data from the corresponding receive channel

15. ERROR COUNT REGISTERS

The DS2155 contains four counters that are used to accumulate line coding errors, path errors and synchronization errors. Counter update options include one second boundaries, 42 ms (T1 mode only), 62 ms (E1 mode only) or manually. See Error Counter Configuration Register (ERCNT). When updated automatically, the user can use the interrupt from the timer to determine when to read these registers. All four counters will saturate at their respective maximum counts and they will not rollover (note: only the Line Code Violation Count Register has the potential to over-flow but the bit error would have to exceed $10E-2$ before this would occur).

Register Name: **ERCNT**
 Register Description: **Error Counter Configuration Register**
 Register Address: **41H**

Bit #	7	6	5	4	3	2	1	0
Name	-	MECU	ECUS	EAMS	VCRFS	FSBE	MOSCRF	LCVCRF
Default	0	0	0	0	0	0	0	0

Bit 0 / T1 Line Code Violation Count Register Function Select (LCVCRF).

0 = do not count excessive zeros

1 = count excessive zeros

Bit 1 / Multiframe Out of Sync Count Register Function Select (MOSCRF).

0 = count errors in the framing bit position

1 = count the number of multiframe out of sync

Bit 2 / PCVCR Fs-Bit Error Report Enable (FSBE).

0 = do not report bit errors in Fs-bit position; only Ft bit position

1 = report bit errors in Fs-bit position as well as Ft bit position

Bit 3 / E1 Line Code Violation Count Register Function Select (VCRFS).

0 = count BiPolar Violations (BPVs)

1 = count Code Violations (CVs)

Bit 4 / Error Accumulation Mode Select (EAMS).

0 = ERCNT.5 determines accumulation time

1 = ERCNT.6 determines accumulation time

Bit 5 / Error Counter Update Select (ECUS).

T1 mode:

0 = Update error counters once a second

1 = Update error counters every 42 ms (333 frames)

E1 mode:

0 = Update error counters once a second

1 = Update error counters every 62.5 ms (500 frames)

Bit 6 / Manual Error Counter Update (MECU). When enabled by ERCNT.4, the changing of this bit from a 0 to a 1 allows the next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a minimum of 1.5 RCLK clock periods before reading the error count registers to allow for proper update.

Bit 7 / Unused, must be set to zero for proper operation

15.1 Line Code Violation Count Register (LCVCR)

T1 Operation

T1 Code violations are defined as Bipolar Violations (BPVs) or excessive zeros. If the B8ZS mode is set for the receive side, then B8ZS code words are not counted. This counter is always enabled; it is not disabled during receive loss of synchronization (RLOS = 1) conditions. See Table 15-1 for details of exactly what the LCVCRs count.

Table 15-1 T1 LINE CODE VIOLATION COUNTING OPTIONS

COUNT EXCESSIVE ZEROS? (ERCNT.0)	B8ZS ENABLED? (T1RCR2.5)	WHAT IS COUNTED IN THE LCVCRs
no	no	BPVs
yes	no	BPVs + 16 consecutive zeros
no	yes	BPVs (B8ZS code words not counted)
yes	yes	BPVs + 8 consecutive zeros

E1 Operation

Either bipolar violations or code violations can be counted. Bipolar violations are defined as consecutive marks of the same polarity. In this mode, if the HDB3 mode is set for the receive side, then HDB3 code words are not counted as BPVs. If ERCNT.3 is set, then the LVC counts code violations as defined in ITU O.161. Code violations are defined as consecutive bipolar violations of the same polarity. In most applications, the framer should be programmed to count BPVs when receiving AMI code and to count CVs when receiving HDB3 code. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on an E1 line would have to be greater than 10^{-2} before the VCR would saturate. See Table 15-2.

Table 15-2 E1 LINE CODE VIOLATION COUNTING OPTIONS

E1 CODE VIOLATION SELECT (ERCNT.3)	WHAT IS COUNTED IN THE LCVCRs
0	BPVs
1	CVs

Register Name: **LCVCR1**
 Register Description: **Line Code Violation Count Register 1**
 Register Address: **42H**

Bit #	7	6	5	4	3	2	1	0
Name	LCVC15	LCVC14	LCVC13	LCVC12	LCVC11	LCVC10	LCVC9	LCCV8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Line Code Violation Counter Bits 8 to 15 (LCVC8 to LCVC15). LCV15 is the MSB of the 16-bit code violation count

Register Name: **LCVCR2**
 Register Description: **Line Code Violation Count Register 2**
 Register Address: **43H**

Bit #	7	6	5	4	3	2	1	0
Name	LCVC7	LCVC6	LCVC5	LCVC4	LCVC3	LCVC2	LCVC1	LCVC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Line Code Violation Counter Bits 0 to 7 (LCVC0 to LCVC7). LCV0 is the LSB of the 16-bit code violation count

15.2 Path Code Violation Count Register (PCVCR)

T1 Operation

The Path Code Violation Count Register records either Ft, Fs and CRC6 errors in T1 frames. When the receive side of a framer is set to operate in the T1 ESF framing mode, PCVCR will record errors in the CRC6 code words. When set to operate in the T1 D4 framing mode, PCVCR will count errors in the Ft framing bit position. Via the ERCNT.2 bit, a framer can be programmed to also report errors in the Fs framing bit position. The PCVCR will be disabled during receive loss of synchronization (RLOS = 1) conditions. See Table 15-3 for a detailed description of exactly what errors the PCVCR counts.

Table 15-3 T1 PATH CODE VIOLATION COUNTING ARRANGEMENTS

FRAMING MODE	COUNT Fs ERRORS?	WHAT IS COUNTED IN THE PCVCRs
D4	no	errors in the Ft pattern
D4	yes	errors in both the Ft & Fs patterns
ESF	don't care	errors in the CRC6 code words

E1 Operation

The Path Code Violation Count register records CRC4 errors. Since the maximum CRC4 count in a one second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

The Path Code Violation Count Register 1 (PCVCR1) is the most significant word and PCVCR2 is the least significant word of a 16-bit counter that records path violations (PVs).

Register Name: **PCVCR1**
 Register Description: **Path Code Violation Count Register 1**
 Register Address: **44H**

Bit #	7	6	5	4	3	2	1	0
Name	PCVC15	PCVC14	PCVC13	PCVC12	PCVC11	PCVC10	PCVC9	PCVC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Path Code Violation Counter Bits 8 to 15 (PCVC8 to PCVC15). PCVC15 is the MSB of the 16-bit path code violation count

Register Name: **PCVCR2**
 Register Description: **Path Code Violation Count Register 2**
 Register Address: **45H**

Bit #	7	6	5	4	3	2	1	0
Name	PCVC7	PCVC6	PCVC5	PCVC4	PCVC3	PCVC2	PCVC1	PCVC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Path Code Violation Counter Bits 0 to 7 (PCVC0 to PCVC7). PCVC0 is the LSB of the 16-bit path code violation count.

15.3 Frames Out Of Sync Count Register (FOSCR)

15.3.1 T1 Operation

The FOSCR is used to count the number of multiframes that the receive synchronizer is out of sync. This number is useful in ESF applications needing to measure the parameters Loss Of Frame Count (LOFC) and ESF Error Events as described in AT&T publication TR54016. When the FOSCR is operated in this mode, it is not disabled during receive loss of synchronization (RLOS = 1) conditions. The FOSCR has alternate operating mode whereby it will count either errors in the Ft framing pattern (in the D4 mode) or errors in the FPS framing pattern (in the ESF mode). When the FOSCR is operated in this mode, it is disabled during receive loss of synchronization (RLOS = 1) conditions. See Table 15-4 for a detailed description of what the FOSCR is capable of counting.

Table 15-4 T1 FRAMES OUT OF SYNC COUNTING ARRANGEMENTS

FRAMING MODE (T1RCR1.3)	COUNT MOS OR F-BIT ERRORS (ERCNT.1)	WHAT IS COUNTED IN THE FOSCRs
D4	MOS	number of multiframes out of sync
D4	F-Bit	errors in the Ft pattern
ESF	MOS	number of multiframes out of sync
ESF	F-Bit	errors in the FPS pattern

15.3.2 E1 Operation

The FOSCR counts word errors in the Frame Alignment Signal in timeslot 0. This counter is disabled when RLOS is high. FAS errors will not be counted when the framer is searching for FAS alignment and/or synchronization at either the CAS or CRC4 multiframe level. Since the maximum FAS word error count in a one second period is 4000, this counter cannot saturate.

The Frames Out of Sync Count Register 1 (FOSCR1) is the most significant word and FOSCR2 is the least significant word of a 16-bit counter that records frames out of sync.

Register Name: **FOSCR1**
 Register Description: **Frames Out Of Sync Count Register 1**
 Register Address: **46H**

Bit #	7	6	5	4	3	2	1	0
Name	FOS15	FOS14	FOS13	FOS12	FOS11	FOS10	FOS9	FOS8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Frames Out of Sync Counter Bits 8 to 15 (FOS8 to FOS15). FOS15 is the MSB of the 16-bit frames out of sync count.

Register Name: **FOSCR2**
 Register Description: **Frames Out Of Sync Count Register 2**
 Register Address: **47H**

Bit #	7	6	5	4	3	2	1	0
Name	FOS7	FOS6	FOS5	FOS4	FOS3	FOS2	FOS1	FOS0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Frames Out of Sync Counter Bits 0 to 7 (FOS0 to FOS7). FOS0 is the LSB of the 16-bit frames out of sync count.

15.4 E-Bit Counter (EBCR)

This counter is only available in the E1 mode. E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 16-bit counter that records Far End Block Errors (FEBE) as reported in the first bit of frames 13 and 15 on E1 lines running with CRC4 multiframe. These count registers will increment once each time the received E-bit is set to zero. Since the maximum E-bit count in a one second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

Register Name: **EBCR1**
 Register Description: **E-Bit Count Register 1**
 Register Address: **48H**

Bit #	7	6	5	4	3	2	1	0
Name	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / E-Bit Counter Bits 8 to 15 (EB8 to EB15). EB15 is the MSB of the 16-bit E-Bit count

Register Name: **EBCR2**
 Register Description: **E-Bit Count Register 2**
 Register Address: **49H**

Bit #	7	6	5	4	3	2	1	0
Name	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / E-Bit Counter Bits 0 to 7 (EB0 to EB7). EB0 is the LSB of the 16-bit E-Bit count

16. DS0 MONITORING FUNCTION

The DS2155 has the ability to monitor one DS0 64kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the TDS0SEL register. In the receive direction, the RCM0 to RCM4 bits in the RDS0SEL register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M) register. The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate T1 or E1 channel. T1 channels 1 through 24 map to register values 0 through 23. E1 channels 1 through 32 map to register values 0 through 31. For example, if DS0 channel 6 in the transmit direction and DS0 channel 15 in the receive direction needed to be monitored, then the following values would be programmed into TDS0SEL and RDS0SEL:

TCM4 = 0	RCM4 = 0
TCM3 = 0	RCM3 = 1
TCM2 = 1	RCM2 = 1
TCM1 = 0	RCM1 = 1
TCM0 = 1	RCM0 = 0

Register Name: **TDS0SEL**
Register Description: **Transmit Channel Monitor Select**
Register Address: **74H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	TCM4	TCM3	TCM2	TCM1	TCM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 4 / Transmit Channel Monitor Bits (TCM0 to TCM4). TCM0 is the LSB of a 5 bit channel select that determines which transmit channel data will appear in the TDS0M register.

Bits 5 to 7 / Unused, must be set to zero for proper operation

Register Name: **TDS0M**
Register Description: **Transmit DS0 Monitor Register**
Register Address: **75H**

Bit #	7	6	5	4	3	2	1	0
Name	B1	B2	B3	B4	B5	B6	B7	B8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit DS0 Channel Bits (B1 to B8). Transmit channel data that has been selected by the Transmit Channel Monitor Select Register. B8 is the LSB of the DS0 channel (last bit to be transmitted).

Register Name: **RDS0SEL**
 Register Description: **Receive Channel Monitor Select**
 Register Address: **76H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RCM4	RCM3	RCM2	RCM1	RCM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 4 / Receive Channel Monitor Bits (RCM0 to RCM4). RCM0 is the LSB of a five bit channel select that determines which receive DS0 channel data will appear in the RDS0M register.

Bits 5 to 7 / Unused, must be set to zero for proper operation

Register Name: **RDS0M**
 Register Description: **Receive DS0 Monitor Register**
 Register Address: **77H**

Bit #	7	6	5	4	3	2	1	0
Name	B1	B2	B3	B4	B5	B6	B7	B8
Default	0	0	0	0	0	0	0	0


Bits 0 to 7 / Receive DS0 Channel Bits (B1 to B8). Receive channel data that has been selected by the Receive Channel Monitor Select Register. B8 is the LSB of the DS0 channel (last bit to be received).

17. SIGNALING OPERATION

There are two methods to access receive signaling data and provide transmit signaling data. These are processor based (i.e., software based) or hardware based. Processor based refers to access through the transmit and receive signaling registers, RS1-RS16 and TS1-TS16. Hardware based refers to the TSIG and RSIG pins. Both methods may be used simultaneously.

17.1 Receive Signaling

Figure 17-1 SIMPLIFIED DIAGRAM OF RECEIVE SIGNALING PATH



17.1.1 Processor Based Signaling

The robbed-bit signaling (T1) or TS16 CAS signaling (E1) is sampled in the receive data stream and copied into the receive signaling registers, RS1 through RS16. In T1 mode, only RS1 through RS12 are used. The signaling information in these registers is always updated on multiframe boundaries. This function is always enabled.

17.1.1.1 Change Of State

In order to avoid constantly monitoring of the receive signaling registers the DS2155 can be programmed to alert the host when any specific channel or channels undergo a change of their signaling state. RSCSE1 through RSCSE4 for E1 and RSCSE1 through RSCSE3 for T1 are used to select which channels can cause a change of state indication. The change of state is indicated in Status Register 5 (SR1.5). If signaling integration, CCR1.5, is enabled then the new signaling state must be constant for 3 multiframes before a change of state indication is indicated. The user can enable the INT pin to toggle low upon detection of a change in signaling by setting the IMR1.5 bit. The signaling integration mode is global and cannot be enabled on a channel by channel basis.

The user can identify which channels have undergone a signaling change of state by reading the RSINFO1 through RSINFO4 registers. The information from these registers will tell the user which RSx register to read for the new signaling data. All changes are indicated in the RSINFO1 – RSINFO4 register regardless of the RSCSE1 – RSCSE4 registers.

17.1.2 Hardware Based Receive Signaling

In hardware based signaling the signaling data can be obtained from the RSER pin or the RSIG pin. RSIG is a signaling PCM stream output on a channel by channel basis from the signaling buffer. The signaling data, T1 robbed bit or E1 TS16, is still present in the original data stream at RSER. The signaling buffer provides signaling data to the RSIG pin and also allows signaling data to be re-inserted into the original data stream in a different alignment that is determined by a multiframe signal from the RSYNC pin. In this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) can be either 1.544 MHz or 2.048 MHz. In the ESF framing mode, the ABCD signaling bits are output on RSIG in the lower nibble of each channel. The RSIG data is updated once a multiframe (3 ms) unless a freeze is in effect. In the D4 framing mode, the AB signaling bits are output twice on RSIG in the lower nibble of each channel. Hence, bits 5 and 6 contain the same data as bits 7 and 8 respectively in each channel. The RSIG data is updated once a multiframe (1.5 ms) unless a freeze is in effect. See the timing diagrams in Section 35 for some examples.

17.1.2.1 Receive Signaling Re-insertion at RSER

In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be re-inserted based on this alignment. In T1 mode, this results in two copies of the signaling data in the RSER data stream. The original signaling data based on the Fs/ESF frame positions and the re-aligned data based on the user supplied multiframe sync applied at RSYNC. In voice channels this extra copy of signaling data is of little consequence. Re-insertion can be avoided in data channels since this feature is activated on a per-channel basis. For re-insertion, the elastic store must be enabled, however, the backplane clock can be either 1.544 MHz or 2.048 MHz.

Signaling re-insertion mode is enabled, on a per-channel basis by setting the RSRCS bit high in the PCPR register. The channels which are to have signaling re-inserted are selected by writing to the PCDR1-PCDR3 registers for T1 mode and PCDR1-PCDR4 registers for E1 mode. In E1 mode the user will generally select all channels when doing re-insertion.

17.1.2.2 Force Receive Signaling All Ones

In T1 mode, the user can, on a per-channel basis, force the robbed bit signaling bit positions to a one. This is done by using the Per-Channel Register described in section 7. The user sets the BTCS bit in the PCPR register. The channels which are to be forced to one are selected by writing to the PCDR1-PCDR3 registers.

17.1.2.3 Receive Signaling Freeze

The signaling data in the four multiframe signaling buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. This action meets the requirements of BellCore TR-TSY-000170 for signaling freezing. To allow this freeze action to occur, the RFE control bit (SIGCR.4) should be set high. The user can force a freeze by setting the RFF control bit (SIGCR.3) high. The RSIGF output pin provides a hardware indication that a freeze is in effect. The four multiframe buffer provides a three multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin if Receive Signaling Re-insertion is enabled). When freezing is enabled (RFE = 1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for at least an additional 9 ms (or 4.5 ms in D4 framing mode) before being allowed to be updated with new signaling data.

Register Name: **SIGCR**
 Register Description: **Signaling Control Register**
 Register Address: **40H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RFE	RFF	-	-	-
Default	0	0	0	0	0	0	0	0

Bit 0 / Unused, must be set to zero for proper operation

Bit 1 / Unused, must be set to zero for proper operation

Bit 2 / Unused, must be set to zero for proper operation

Bit 3 / Receive Force Freeze (RFF). Freezes receive side signaling at RSIG (and RSER if Receive Signaling Re-insertion is enabled); will override Receive Freeze Enable (RFE). See Section 17.1.2.3 for details.

0 = do not force a freeze event

1 = force a freeze event

Bit 4 / Receive Freeze Enable (RFE). See Section 17.1.2.3 for details.

0 = no freezing of receive signaling data will occur

1 = allow freezing of receive signaling data at RSIG (and RSER if Receive Signaling Re-insertion is enabled).

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **RS1 to RS16**
Register Description: **Receive Signaling Registers**
Register Address: **60H to 6FH**

(MSB)							(LSB)	
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	RS1
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	RS2
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	RS3
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	RS4
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	RS5
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	RS6
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	RS7
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	RS8
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	CH17-B	CH17-C	CH17-D	RS9
CH20-A	CH20-B	CH20-C	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	RS10
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	RS11
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	CH23-B	CH23-C	CH23-D	RS12
CH26-A	CH26-B	CH26-C	CH26-D	CH25-A	CH25-B	CH25-C	CH25-D	RS13
CH28-A	CH28-B	CH28-C	CH28-D	CH27-A	CH27-B	CH27-C	CH27-D	RS14
CH30-A	CH30-B	CH30-C	CH30-D	CH29-A	CH29-B	CH29-C	CH29-D	RS15
CH32-A	CH32-B	CH32-C	CH32-D	CH31-A	CH31-B	CH31-C	CH31-D	RS16

In the ESF framing mode, there can be up to four signaling bits per channel (A, B, C, and D). In the D4 framing mode, there are only two signaling bits per channel (A and B). In the D4 framing mode, the framer will replace the C and D signaling bit positions with the A and B signaling bits from the previous multiframe. Hence, whether the framer is operated in either framing mode, the user needs only to retrieve the signaling bits every 3 ms. The Receive Signaling Registers are frozen and not updated during a loss of sync condition (SR2.0 = 1). They will contain the most recent signaling information before the “OOF” occurred.

Register Name: **RSCSE1, RSCSE2, RSCSE3, RSCSE4**
 Register Description: **RECEIVE SIGNALING CHANGE OF STATE INTERRUPT ENABLE**
 Register Address: **3CH, 3DH, 3EH, 3FH**

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RSCSE1
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RSCSE2
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RSCSE3
		CH30	CH29	CH28	CH27	CH26	CH25	RSCSE4

Setting any of the CH1 through CH30 bits in the RSCSE1 through RSCSE4 registers will cause an interrupt when that channel's signaling data changes state.


Register Name: **RSINFO1, RSINFO2, RSINFO3, RSINFO4**
 Register Description: **RECEIVE SIGNALING CHANGE OF STATE INFORMATION**
 Register Address: **38H, 39H, 3AH, 3BH**

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RSINFO1
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RSINFO2
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RSINFO3
		CH30	CH29	CH28	CH27	CH26	CH25	RSINFO4

When a channel's signaling data changes state, the respective bit in registers RSINFO1-4 will be set. If the channel was also enabled as an interrupt source by setting the appropriate bit in RSCSE1-4 an interrupt is generated. The bit will remain set until read.

17.2 Transmit Signaling

Figure 17-2 SIMPLIFIED DIAGRAM OF TRANSMIT SIGNALING PATH



————— ONLY APPLIES TO T1 MODE

17.2.1 Processor Based

In Processor Based mode, signaling data is loaded into the Transmit Signaling registers (TS1 – TS16) via the host interface. On multiframe boundaries, the contents of these registers is loaded into a shift register for placement in the appropriate bit position in the outgoing data stream. The user can utilize the Transmit Multiframe Interrupt in Status Register 4 (SR4.4) to know when to update the signaling bits. The user need not update any transmit signaling register for which there is no change of state for that register.

Each Transmit Signaling Register contains the Robbed Bit signaling (T1) or TS16 CAS signaling (E1) for two timeslots that will be inserted into the outgoing stream if enabled to do so via T1TCR1.4 (T1 Mode) or E1TCR1.6 (E1 Mode). In T1 mode, only TS1 through TS12 are used.

Signaling data can be sourced from the TS registers on a per-channel basis by utilizing the Software Signaling Insertion Enable registers, SSIE1 through SSIE4.

17.2.1.1 T1 Mode

In T1 ESF framing mode, there are four signaling bits per channel (A, B, C, and D). TS1 – TS12 contain a full multiframe of signaling data. In T1 D4 framing mode, there are only two signaling bits per channel (A and B). In T1 D4 framing mode, the framer uses the C and D bit positions as the A and B bit positions for the next multiframe. In D4 mode, two multiframes of signaling data can be loaded into TS1 – TS12.

The framer will load the contents of TS1 – TS12 into the outgoing shift register every other D4 multiframe.

In D4 mode the host should load new contents into TS1 – TS12 on every other multiframe boundary and no later than 120us after the boundary.

17.2.1.2 E1 Mode

In E1 mode, TS16 carries the signaling information. This information can be in either CCS (Common Channel Signaling) or CAS (Channel Associated Signaling) format. The 32 time slots are referenced by two different channel number schemes in E1. In “Channel” numbering, TS0 through TS31 are labeled channels 1 through 32. In “Phone Channel” numbering TS1 through TS15 are labeled channel 1 through channel 15 and TS17 through TS31 are labeled channel 15 through channel 30.

Table 17-1 TIME SLOT NUMBERING SCHEMES

TS	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Phone Channel		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30

Register Name: **TS1 TO TS16**
Register Description: **TRANSMIT SIGNALING REGISTERS (E1 MODE, CAS FORMAT)**
Register Address: **50H TO 5FH**

(MSB)							(LSB)	
0	0	0	0	X	Y	X	X	TS1
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	TS2
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	TS3
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	TS4
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	TS5
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	TS6
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	TS7
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	TS8
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	TS9
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	CH17-B	CH17-C	CH17-D	TS10
CH20-A	CH20-B	CH20-C	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	TS11
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	TS12
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	CH23-B	CH23-C	CH23-D	TS13
CH26-A	CH26-B	CH26-C	CH26-D	CH25-A	CH25-B	CH25-C	CH25-D	TS14
CH28-A	CH28-B	CH28-C	CH28-D	CH27-A	CH27-B	CH27-C	CH27-D	TS15
CH30-A	CH30-B	CH30-C	CH30-D	CH29-A	CH29-B	CH29-C	CH29-D	TS16

Register Name: **TS1 TO TS16**
Register Description: **TRANSMIT SIGNALING REGISTERS (E1 MODE, CCS FORMAT)**
Register Address: **50H TO 5FH**

(MSB)							(LSB)	
1	2	3	4	5	6	7	8	TS1
17	18	19	20	9	10	11	12	TS2
33	34	35	36	25	26	27	28	TS3
49	50	51	52	41	42	43	44	TS4
65	66	67	68	57	58	59	60	TS5
81	82	83	84	73	74	75	76	TS6
97	98	99	100	89	90	91	92	TS7
113	114	115	116	105	106	107	108	TS8
13	14	15	16	121	122	123	124	TS9
29	30	31	32	21	22	23	24	TS10
45	46	47	48	37	38	39	40	TS11
61	62	63	64	53	54	55	56	TS12
77	78	89	80	69	70	71	72	TS13
93	94	95	96	85	86	87	88	TS14
109	110	111	112	101	102	103	104	TS15
125	126	127	128	117	118	119	120	TS16

Register Name: **TS1 TO TS16**
Register Description: **TRANSMIT SIGNALING REGISTERS (T1 MODE, ESF FORMAT)**
Register Address: **50H TO 5FH**

(MSB)							(LSB)	
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	TS1
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	TS2
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	TS3
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	TS4
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	TS5
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	TS6
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	TS7
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	TS8
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	CH17-B	CH17-C	CH17-D	TS9
CH20-A	CH20-B	CH20-C	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	TS10
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	TS11
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	CH23-B	CH23-C	CH23-D	TS12

Register Name: **TS1 TO TS16**
Register Description: **TRANSMIT SIGNALING REGISTERS (T1 MODE, D4 FORMAT)**
Register Address: **50H TO 5FH**

(MSB)							(LSB)	
CH2-A	CH2-B	CH2-A	CH2-B	CH1-A	CH1-B	CH1-A	CH1-B	TS1
CH4-A	CH4-B	CH4-A	CH4-B	CH3-A	CH3-B	CH3-A	CH3-B	TS2
CH6-A	CH6-B	CH6-A	CH6-B	CH5-A	CH5-B	CH5-A	CH5-B	TS3
CH8-A	CH8-B	CH8-A	CH8-B	CH7-A	CH7-B	CH7-A	CH7-B	TS4
CH10-A	CH10-B	CH10-A	CH10-B	CH9-A	CH9-B	CH9-A	CH9-B	TS5
CH12-A	CH12-B	CH12-A	CH12-B	CH11-A	CH11-B	CH11-A	CH11-B	TS6
CH14-A	CH14-B	CH14-A	CH14-B	CH13-A	CH13-B	CH13-A	CH13-B	TS7
CH16-A	CH16-B	CH16-A	CH16-B	CH15-A	CH15-B	CH15-A	CH15-B	TS8
CH18-A	CH18-B	CH18-A	CH18-B	CH17-A	CH17-B	CH17-A	CH17-B	TS9
CH20-A	CH20-B	CH20-A	CH20-B	CH19-A	CH19-B	CH19-A	CH19-B	TS10
CH22-A	CH22-B	CH22-A	CH22-B	CH21-A	CH21-B	CH21-A	CH21-B	TS11
CH24-A	CH24-B	CH24-A	CH24-B	CH23-A	CH23-B	CH23-A	CH23-B	TS12

Note: In D4 format, TS1-TS12 contain signaling data for two frames. Bold type indicates data for second frame.

Register Name: **SSIE1**
Register Description: **Software Signaling Insertion Enable 1**
Register Address: **08H**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Software Signaling Insertion Enable for Channels 1 to 8 (SSIE1). These bits determine which channels are to have signaling inserted from the Transmit Signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

Register Name: **SSIE2**
Register Description: **Software Signaling Insertion Enable 2**
Register Address: **09H**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Software Signaling Insertion Enable for Channels 9 to 16 (SSIE2). These bits determine which channels are to have signaling inserted from the Transmit Signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

Register Name: **SSIE3**
 Register Description: **Software Signaling Insertion Enable 3**
 Register Address: **0AH**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Software Signaling Insertion Enable for Channels 17 to 24 (SSIE3). These bits determine which channels are to have signaling inserted from the Transmit Signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

Register Name: **SSIE4**
 Register Description: **Software Signaling Insertion Enable 4**
 Register Address: **0BH**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Software Signaling Insertion Enable for Channels 25 to 32 (SSIE4). These bits determine which channels are to have signaling inserted from the Transmit Signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

17.2.2 Hardware Based

In Hardware Based mode, signaling data is input via the TSIG pin. This signaling PCM stream is buffered and inserted to the data stream being input at the TSER pin.

Signaling data may be input on a per-channel basis via the Transmit Hardware Signaling Channel Select (THSCS) function. The framer can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The user has the ability to control which channels are to have signaling data from the TSIG pin inserted into them on a per-channel basis. See Section 7 for details on using this per-channel (THSCS) feature. The signaling insertion capabilities of the framer are available whether the transmit side elastic store is enabled or disabled. If the elastic store is enabled, the backplane clock (TSYCLK) can be either 1.544 MHz or 2.048 MHz.

18. PER-CHANNEL IDLE CODE GENERATION

Channel data can be replaced by an idle code on a per-channel basis in the transmit and receive directions. When operated in the T1 mode, only the first 24 channel are used by the DS2155, the remaining channels, CH25 – CH32 are not used.

The DS2155 contains a 64-byte Idle Code Array accessed by the Idle Array Address Register (IAAR) and the Per-Channel Idle Code Register (PCICR). The contents of the array contain the idle codes to be substituted into the appropriate transmit or receive channels. This substitution can be enabled and disabled on a per-channel basis by the Transmit Channel Idle Code Enable registers (TCICE1-4) and Receive Channel Idle Code Enable registers (RCICE1-4).

To program idle codes, first select a channel by writing to the IAAR register. Then write the idle code to the PCICR register. For successive writes there is no need to load the IAAR with the next consecutive address. The IAAR register will automatically increment after a write to the PCICR register. The auto increment feature can be used for read operations as well.

Bits 6 and 7 (GTIC, GRIC) of the IAAR register can be used to block write a common idle code to all transmit or receive positions in the array with a single write to the PCICR register. The user may use the block write feature to set a common idle code for all transmit and receive channels in the IAAR by setting both GTIC and GRIC = 1. When a block write is enabled by GTIC or GRIC, the value placed in the PCICR register will be written to all addresses in the transmit or receive idle array and to whatever address is in the lower 6 bits of the IAAR register. Therefore, when enabling only one of the block functions, GTIC or GRIC, the user must set the lower 6 bits of the IAAR register to any address in that block. Bits 6 and 7 of the IAAR register must be set = 0 for read operations.

The Transmit Channel Idle Code Enable registers (TCICE1-4) and Receive Channel Idle Code Enable registers (RCICE1-4) are used to enable idle code replacement on a per channel basis.

Table 18-1 **IDLE CODE ARRAY ADDRESS MAPPING**

Bits 0 – 5 of IAAR register	Maps to Channel
0	Transmit Channel 1
1	Transmit Channel 2
2	Transmit Channel 3
.	
.	
30	Transmit Channel 31
31	Transmit Channel 32
32	Receive Channel 1
33	Receive Channel 2
34	Receive Channel 3
.	
.	
62	Receive Channel 31
63	Receive Channel 32

18.1 Idle Code Programming Examples

The following example sets transmit channel 3 idle code to 7Eh.

```
Write IAAR = 02h      ;select channel 3 in the array
Write PCICR = 7Eh    ;set idle code to 7Eh
```

The following example sets transmit channels 3, 4, 5 and 6 idle code to 7Eh and enables transmission of idle codes for those channels.

```
Write IAAR = 02h      ;select channel 3 in the array
Write PCICR = 7Eh    ;set channel 3 idle code to 7Eh
Write PCICR = 7Eh    ;set channel 4 idle code to 7Eh
Write PCICR = 7Eh    ;set channel 5 idle code to 7Eh
Write PCICR = 7Eh    ;set channel 6 idle code to 7Eh
Write TCICE1 = 3Ch   ;enable transmission of idle codes for channels 3,4,5 and 6
```

The following example sets transmit channels 3, 4, 5 and 6 idle code to 7Eh, EEh, FFh and 7Eh respectively.

```
Write IAAR = 02h
Write PCICR = 7Eh
Write PCICR = EEh
Write PCICR = FFh
Write PCICR = 7Eh
```

The following example sets all transmit idle codes to 7Eh.

```
Write IAAR = 40h
Write PCICR = 7Eh
```

The following example sets all receive and transmit idle codes to 7Eh and enables idle code substitution in all E1 transmit and receive channels.

```
Write IAAR = C0h      ;enable block write to all transmit and receive positions in the array
Write PCICR = 7Eh    ;7Eh is idle code
Write TCICE1 = FEh   ;enable idle code substitution for transmit channels 2 through 8
                        ;Although an idle code was programmed for channel 1 by the block write
                        ;function above, enabling it for channel 1 would step on the frame ;alignment,
                        ;alarms, and Sa bits
Write TCICE2 = FFh   ;enable idle code substitution for transmit channels 9 through 16
Write TCICE3 = FEh   ;enable idle code substitution for transmit channels 18 through 24
                        ;Although an idle code was programmed for channel 17 by the block write
                        ;function above, enabling it for channel 17 would step on the CAS frame
                        ;alignment, and signaling information
Write TCICE4 = FFh   ;enable idle code substitution for transmit channels 25 through 32
Write RCICE1 = FEh   ;enable idle code substitution for receive channels 2 through 8
Write RCICE2 = FFh   ;enable idle code substitution for receive channels 9 through 16
Write RCICE3 = FEh   ;enable idle code substitution for receive channels 18 through 24
Write RCICE4 = FFh   ;enable idle code substitution for receive channels 25 through 32
```

Register Name: **IAAR**
 Register Description: **Idle Array Address Register**
 Register Address: **7EH**

Bit #	7	6	5	4	3	2	1	0
Name	GRIC	GTIC	IAA5	IAA4	IAA3	IAA2	IAA1	IAA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 5 / Channel Pointer Address Bits (IAA0 to IAA5). IAA0 is the LSB of the 5-bit Channel Code

Bit 6 / Global Transmit Idle Code (GTIC). Setting this bit will cause all transmit idle codes to be set to the value written to the PCICR register. When using this bit, the user must place any transmit address in the IAA0 through IAA5 bits (00h – 1Fh). This bit must be set = 0 for read operations.

Bit 7 / Global Receive Idle Code (GRIC). Setting this bit will cause all receive idle codes to be set to the value written to the PCICR register. When using this bit, the user must place any receive address in the IAA0 through IAA5 bits (20h – 3Fh). This bit must be set = 0 for read operations.

Register Name: **PCICR**
 Register Description: **Per-Channel Idle Code Register**
 Register Address: **7FH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Per-Channel Idle Code Bits (C0 to C7). C0 is the LSB of the Code (this bit is transmitted last)

The Transmit Channel Idle Code Enable Registers (TCICE1/2/3/4) are used to determine which of the 24 T1 or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in the Per-Channel Code array.

Register Name: **TCICE1**
Register Description: **Transmit Channel Idle Code Enable Register 1**
Register Address: **80H**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8)

0 = do not insert data from the Idle Code Array into the transmit data stream

1 = insert data from the Idle Code Array into the transmit data stream

Register Name: **TCICE2**
Register Description: **Transmit Channel Idle Code Enable Register 2**
Register Address: **81H**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16)

0 = do not insert data from the Idle Code Array into the transmit data stream

1 = insert data from the Idle Code Array into the transmit data stream

Register Name: **TCICE3**
 Register Description: **Transmit Channel Idle Code Enable Register 3**
 Register Address: **82H**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24)

0 = do not insert data from the Idle Code Array into the transmit data stream
 1 = insert data from the Idle Code Array into the transmit data stream

Register Name: **TCICE4**
 Register Description: **Transmit Channel Idle Code Enable Register 4**
 Register Address: **83H**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32)

0 = do not insert data from the Idle Code Array into the transmit data stream
 1 = insert data from the Idle Code Array into the transmit data stream

The Receive Channel Idle Code Enable Registers (RCICE1/2/3/4) are used to determine which of the 24 T1 or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in the Per-Channel Code array.

Register Name: **RCICE1**
 Register Description: **Receive Channel Idle Code Enable Register 1**
 Register Address: **84H**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8)

0 = do not insert data from the Idle Code Array into the receive data stream

1 = insert data from the Idle Code Array into the receive data stream

Register Name: **RCICE2**
 Register Description: **Receive Channel Idle Code Enable Register 2**
 Register Address: **85H**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16)

0 = do not insert data from the Idle Code Array into the receive data stream

1 = insert data from the Idle Code Array into the receive data stream

Register Name: **RCICE3**
 Register Description: **Receive Channel Idle Code Enable Register 3**
 Register Address: **86H**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24)

0 = do not insert data from the Idle Code Array into the receive data stream

1 = insert data from the Idle Code Array into the receive data stream

Register Name: **RCICE4**
 Register Description: **Receive Channel Idle Code Enable Register 4**
 Register Address: **87H**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32)

0 = do not insert data from the Idle Code Array into the receive data stream

1 = insert data from the Idle Code Array into the receive data stream

19. CHANNEL BLOCKING REGISTERS

The Receive Channel blocking Registers (RCBR1 / RCBR2 / RCBR3 / RCBR4) and the Transmit Channel Blocking Registers (TCBR1 / TCBR2 / TCBR3 / TCBR4) control the RCHBLK and TCHBLK pins respectively. The RCHBLK and TCHBLK pins are user programmable outputs that can be forced high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and TCHBLK pin will be held high during the entire corresponding channel time. Channels 25 through 32 are ignored when the DS2155 is operated in the T1 mode.

Also, the DS2155 can internally generate and output a bursty clock on a per-channel basis (N x 64Kbps / 56Kbps). See section 32 for details on Fractional T1/E1 support.

Register Name: **RCBR1**
Register Description: **Receive Channel Blocking Register 1**
Register Address: **88H**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 1 to 8 Channel Blocking Control Bits (CH1 – CH8).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register Name: **RCBR2**
Register Description: **Receive Channel Blocking Register 2**
Register Address: **89H**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 9 to 16 Channel Blocking Control Bits (CH9 – CH16).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register Name: **RCBR3**
 Register Description: **Receive Channel Blocking Register 3**
 Register Address: **8AH**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 17 to 24 Channel Blocking Control Bits (CH17 – CH24).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register Name: **RCBR4**
 Register Description: **Receive Channel Blocking Register 4**
 Register Address: **8BH**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Receive Channels 25 to 32 Channel Blocking Control Bits (CH25 – CH32).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register Name: **TCBR1**
 Register Description: **Transmit Channel Blocking Register 1**
 Register Address: **8CH**

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 1 to 8 Channel Blocking Control Bits (CH1 – CH8).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

Register Name: **TCBR2**
 Register Description: **Transmit Channel Blocking Register 2**
 Register Address: **8DH**

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 9 to 16 Channel Blocking Control Bits (CH9 – CH16).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

Register Name: **TCBR3**
 Register Description: **Transmit Channel Blocking Register 3**
 Register Address: **8EH**

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 17 to 24 Channel Blocking Control Bits (CH17 – CH24).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

Register Name: **TCBR4**
 Register Description: **Transmit Channel Blocking Register 4**
 Register Address: **8FH**

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit Channels 25 to 32 Channel Blocking Control Bits (CH25 – CH32).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

20. ELASTIC STORES OPERATION

The DS2155 contains dual two-frame elastic stores, one for the receive direction, and one for the transmit direction. Both elastic stores are fully independent. The transmit and receive side elastic stores can be enabled / disabled independent of each other. Also, each elastic store can interface to either a 1.544MHz or 2.048/4.096/8.192/16.384 MHz backplane without regard to the backplane rate the other elastic store is interfacing to.

The elastic stores have two main purposes. First, they can be used for rate conversion. When the DS2155 is in the T1 mode, the elastic stores can rate convert the T1 data stream to a 2.048MHz backplane. In E1 mode the elastic store can rate convert the E1 data stream to a 1.544MHz backplane. Secondly, they can be used to absorb the differences in frequency and phase between the T1 or E1 data stream and an asynchronous (i.e., not locked) backplane clock (which can be 1.544MHz or 2.048MHz). In this mode, the elastic stores will manage the rate difference and perform controlled slips, deleting or repeating frames of data in order to manage the difference between the network and the backplane.

The elastic stores can also be used to multiplex T1 or E1 data streams into higher backplane rates. This is the Interleave Bus Option (IBO) which is discussed in Section 29.

Register Name: **ESCR**
Register Description: **Elastic Store Control Register**
Register Address: **4FH**

Bit #	7	6	5	4	3	2	1	0
Name	TESALGN	TESR	TESMDM	TESE	RESALGN	RESR	RESMDM	RESE
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Elastic Store Enable (RESE).

0 = elastic store is bypassed

1 = elastic store is enabled

Bit 1 / Receive Elastic Store Minimum Delay Mode (RESMDM). See Section 20.4 for details.

0 = elastic stores operate at full two frame depth

1 = elastic stores operate at 32-bit depth

Bit 2 / Receive Elastic Store Reset (RESR). Setting this bit from a zero to a one forces the read and write pointers into opposite frames, maximizing the delay through the receive elastic store. Should be toggled after RSYCLK has been applied and is stable. See section 20.3 for details. Do not leave this bit set HIGH.

Bit 3 / Receive Elastic Store Align (RESALGN). Setting this bit from a zero to a one will force the receive elastic store's write/read pointers to a minimum separation of half a frame. No action will be taken if the pointer separation is already greater or equal to half a frame. If pointer separation is less than half a frame, the command will be executed and the data will be disrupted. Should be toggled after RSYCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See section 20.3 for details.

Bit 4 / Transmit Elastic Store Enable (TESE).

0 = elastic store is bypassed

1 = elastic store is enabled

Bit 5 / Transmit Elastic Store Minimum Delay Mode (TESMDM). See Section 20.4 for details.

0 = elastic stores operate at full two frame depth

1 = elastic stores operate at 32-bit depth

Bit 6 / Transmit Elastic Store Reset (TESR). Setting this bit from a zero to a one forces the read and write pointers into opposite frames, maximizing the delay through the transmit elastic store. Transmit data is lost during the reset. Should be toggled after TSYCLK has been applied and is stable. See section 20.3 for details. Do not leave this bit set HIGH.

Bit 7 / Transmit Elastic Store Align (TESALGN). Setting this bit from a zero to a one will force the transmit elastic store's write/read pointers to a minimum separation of half a frame. No action will be taken if the pointer separation is already greater or equal to half a frame. If pointer separation is less than half a frame, the command will be executed and the data will be disrupted. Should be toggled after TSYCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See section 20.3 for details.

Register Name: **SR5**
 Register Description: **Status Register 5**
 Register Address: **1EH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	TESF	TESEM	TSLIP	RESF	RESEM	RSLIP
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Elastic Store Slip Occurrence Event (RSLIP). Set when the receive elastic store has either repeated or deleted a frame.

Bit 1 / Receive Elastic Store Empty Event (RESEM). Set when the receive elastic store buffer empties and a frame is repeated.

Bit 2 / Receive Elastic Store Full Event (RESF). Set when the receive elastic store buffer fills and a frame is deleted.

Bit 3 / Transmit Elastic Store Slip Occurrence Event (TSLIP). Set when the transmit elastic store has either repeated or deleted a frame.

Bit 4 / Transmit Elastic Store Empty Event (TESEM). Set when the transmit elastic store buffer empties and a frame is repeated.

Bit 5 / Transmit Elastic Store Full Event (TESF). Set when the transmit elastic store buffer fills and a frame is deleted.

Register Name: **IMR5**
 Register Description: **Interrupt Mask Register 5**
 Register Address: **1FH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	TESF	TESEM	TSLIP	RESF	RESEM	RSLIP
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Elastic Store Slip Occurrence Event (RSLIP).

0 = interrupt masked
 1 = interrupt enabled

Bit 1 / Receive Elastic Store Empty Event (RESEM).

0 = interrupt masked
 1 = interrupt enabled

Bit 2 / Receive Elastic Store Full Event (RESF).

0 = interrupt masked
 1 = interrupt enabled

Bit 3 / Transmit Elastic Store Slip Occurrence Event (TSLIP).

0 = interrupt masked
 1 = interrupt enabled

Bit 4 / Transmit Elastic Store Empty Event (TESEM).

0 = interrupt masked
 1 = interrupt enabled

Bit 5 / Transmit Elastic Store Full Event (TESF).

0 = interrupt masked
 1 = interrupt enabled

20.1 Receive Side

See the IOCR1 and IOCR2 registers for information on clock and I/O configurations.

If the receive side elastic store is enabled, then the user must provide either a 1.544MHz or 2.048MHz clock at the RSYCLK pin. For higher rate system clock applications, see the Interleave Bus Option section. The user has the option of either providing a frame/multiframe sync at the RSYNC pin or having the RSYNC pin provide a pulse on frame/multiframe boundaries. If Signaling Reinsertion is enabled, signaling data in TS16 is re-aligned to the multiframe sync input on RSYNC. Otherwise, a multiframe sync input on RSYNC is treated as a simple frame boundary by the elastic store. The framer will always indicate frame boundaries on the network side of the elastic store via the RFSYNC output whether the elastic store is enabled or not. Multiframe boundaries will always be indicated via the RMSYNC output. If the elastic store is enabled, then RMSYNC will output the multiframe boundary on the backplane side of the elastic store.

20.1.1 T1 Mode

If the user selects to apply a 2.048 MHz clock to the RSYCLK pin, then the data output at RSER will be forced to all ones every fourth channel and the F-bit will be passed into the MSB of TS0. Hence channels 1(bits 1-7), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0(bits 1-7), 4, 8, 12, 16, 20, 24, and 28) will be forced to a one. Also, in 2.048 MHz applications, the RCHBLK output will be forced high during the same channels as the RSER pin. This is useful in T1 to E1 conversion applications. If the two-frame elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data will be repeated at RSER and the SR5.0 and SR5.1 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR5.0 and SR5.2 bits will be set to a one.

20.1.2 E1 Mode

If the elastic store is enabled, then either CAS or CRC4 multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 1.544 MHz clock to the RSYCLK pin, then every fourth channel of the received E1 data will be deleted and a F-bit position (which will be forced to one) will be inserted. Hence Channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the received E1 data stream. Also, in 1.544 MHz applications, the RCHBLK output will not be active in Channels 25 through 32 (or in other words, RCBR4 is not active). If the two-frame elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data will be repeated at RSER and the SR5.0 and SR5.1 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR5.0 and SR5.2 bits will be set to a one.

20.2 Transmit Side

See the IOCR1 and IOCR2 registers for information on clock and I/O configurations.

The operation of the transmit elastic store is very similar to the receive side. If the transmit side elastic store is enabled a 1.544 MHz or 2.048MHz clock can be applied to the TSYCLK input. For higher rate system clock applications, see the Interleave Bus Option section. Controlled slips in the transmit elastic store are reported in the SR5.3 bit and the direction of the slip is reported in the SR5.4 and SR5.5 bits.

20.2.1 T1 Mode

If the user selects to apply a 2.048 MHz clock to the TSYCLK pin, then the data input at TSER will be ignored every fourth channel. Hence channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. The user can supply frame or multiframe sync pulse to the TSSYNC input. Also, in 2.048 MHz applications, the TCHBLK output will be forced high during the channels ignored by the framer.

20.2.2 E1 Mode

A 1.544 MHz or 2.048MHz clock can be applied to the TSYCLK input. The user must supply a frame sync pulse or a multiframe sync pulse to the TSSYNC input.

20.3 Elastic Stores Initialization

There are two elastic store initializations that may be used to improve performance in certain applications, Elastic Store Reset and Elastic Store Align. Both of these involve the manipulation of the elastic store's read and write pointers and are useful primarily in synchronous applications (RSYCLK / TSYCLK are locked to RCLK / TCLK respectively). See table below for details.

Table 20-1 ELASTIC STORE DELAY AFTER INITIALIZATION

Initialization	Register. Bit	Delay
Receive Elastic Store Reset	ESCR.2	8 Clocks < Delay < 1 Frame
Transmit Elastic Store Reset	ESCR.6	1 Frame < Delay < 2 Frames
Receive Elastic Store Align	ESCR.3	½ Frame < Delay < 1 ½ Frames
Transmit Elastic Store Align	ESCR.7	½ Frame < Delay < 1 ½ Frames


20.4 Minimum Delay Mode

Elastic store minimum delay mode may be used when the elastic store's system clock is locked to its network clock (i.e., RCLK locked to RSYCLK for the receive side and TCLK locked to TSYCLK for the transmit side). ESCR.5 and ESCR.1 enable the transmit and receive elastic store minimum delay modes. When enabled the elastic stores will be forced to a maximum depth of 32 bits instead of the normal two-frame depth. This feature is useful primarily in applications that interface to a 2.048MHz bus. Certain restrictions apply when minimum delay mode is used. In addition to the restriction mentioned above, RSYNC must be configured as an output when the receive elastic store is in minimum delay mode and TSYNC must be configured as an output when transmit minimum delay mode is enabled. In a typical application RSYCLK and TSYCLK are locked to RCLK, and RSYNC (frame output mode) is connected to TSSYNC (frame input mode). All of the slip contention logic in the framer is disabled (since slips cannot occur). On power-up after the RSYCLK and TSYCLK signals have locked to their respective network clock signals, the elastic store reset bits (ESCR.2 and ESCR.6) should be toggled from a zero to a one to insure proper operation.

21. G.706 Intermediate CRC-4 Updating (E1 Mode Only)

The DS2155 can implement the G.706 CRC-4 recalculation at intermediate path points. When this mode is enabled, the data stream presented at TSER will already have the FAS/NFAS, CRC multiframe alignment word and CRC-4 checksum in timeslot 0. The user can modify the Sa bit positions and this change in data content will be used to modify the CRC-4 checksum. This modification however will not corrupt any error information the original CRC-4 checksum may contain. In this mode of operation, TSYNC must be configured to multiframe mode. The data at TSER must be aligned to the TSYNC signal. If TSYNC is an input then the user must assert TSYNC aligned at the beginning of the multiframe relative to TSER. If TSYNC is an output, the user must multiframe align the data presented to TSER.

Figure 21-1 CRC-4 RECALCULATE METHOD



22. T1 BIT ORIENTED CODE (BOC) CONTROLLER

The DS2155 contains a BOC generator on the transmit side and a BOC detector on the receive side. The BOC function is available only in T1 mode.

22.1 Transmit BOC

Bits 0 through 5 in the TFDL register contain the BOC message to be transmitted. Setting BOCC.0 = 1 causes the transmit BOC controller to immediately begin inserting the BOC sequence into the FDL bit position. The transmit BOC controller automatically provides the abort sequence. BOC messages will be transmitted as long as BOCC.0 is set.

22.1.1 Transmit a BOC

- 1) Write 6-bit code into the TFDL register.
- 2) Set SBOC bit in BOCC = 1.

22.2 Receive BOC

The receive BOC function is enabled by setting BOCC.4 = 1. The RFDL register will now operate as the receive BOC message and information register. The lower six bits of the RFDL register (BOC message bits) are preset to all ones. When the BOC bits change state, the BOC change of state indicator, SR8.0 will alert the host. The host will then read the RFDL register to get the BOC status and message. A change of state will occur when either a new BOC code has been present for time determined by the Receive BOC Filter bits RBF0 and RBF1 in the BOCC register, or a non-valid code is being received.

Register Name: **BOCC**
 Register Description: **BOC Control Register**
 Register Address: **37H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RBOCE	RBR	RBF1	RBF0	SBOC
Default	0	0	0	0	0	0	0	0

Bit 0 / Send BOC (SBOC). Set = 1 to transmit the BOC code placed in bits 0 to 5 of the TFDL register.

Bits 1 to 2 / Receive BOC Filter bits (RBF0, RBF1). The BOC filter sets the number of consecutive patterns that must be received without error prior to an indication of a valid message.

RBF1	RBF0	Consecutive BOC codes for valid sequence identification
0	0	None
0	1	3
1	0	5
1	1	7

Bit 3 / Receive BOC Reset (RBR). A 0 to 1 transition will reset the BOC circuitry. Must be cleared and set again for a subsequent reset.

Bit 4 / Receive BOC Enable (RBOCE). Enables the receive BOC function. The RFDL register will report the received BOC code and two information bits when this bit is set.

0 = Receive BOC function disabled

1 = Receive BOC function enabled. The RFDL register will report BOC messages and information

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

RFDL register bit usage when BOCC.4 = 1

Register Name: **RFDL**

Register Description: **Receive FDL Register**

Register Address: **C0H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	RBOC5	RBOC4	RBOC3	RBOC2	RBOC1	RBOC0
Default	0	0	0	0	0	0	0	0

Bit 0 / BOC Bit 0 (RBOC0).

Bit 1 / BOC Bit 1 (RBOC1).

Bit 2 / BOC Bit 2 (RBOC2).

Bit 3 / BOC Bit 3 (RBOC3).

Bit 4 / BOC Bit 4 (RBOC4).

Bit 5 / BOC Bit 5 (RBOC5).

Bit 6 / This bit position is unused when BOCC.4=1.

Bit 7 / This bit position is unused when BOCC.4=1.

Register Name: **SR8**
 Register Description: **Status Register 8**
 Register Address: **24H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RFDLAD	RFDLF	TFDLE	RMTCH	RBOC
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive BOC Detector Change of State Event (RBOC). Set whenever the BOC detector sees a change of state from a BOC Detected to a No Valid Code seen or vice versa. The setting of this bit prompts the user to read the RFDL register for details.

Bit 1 / Receive FDL Match Event (RMTCH). Set whenever the contents of the RFDL register matches RFDLM1 or RFDLM2.

Bit 2 / TFDL Register Empty Event(TFDLE). Set when the transmit FDL buffer (TFDL) empties.

Bit 3 / RFDL Register Full Event (RFDLF). Set when the receive FDL buffer (RFDL) fills to capacity.

Bit 4 / RFDL Abort Detect Event (RFDLAD). Set when 8 consecutive ones are received on the FDL

Register Name: **IMR8**
 Register Description: **Interrupt Mask Register 8**
 Register Address: **25H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RFDLAD	RFDLF	TFDLE	RMTCH	RBOC
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive BOC Detector Change of State Event (RBOC).

0 = interrupt masked

1 = interrupt enabled

Bit 1 / Receive FDL Match Event (RMTCH).

0 = interrupt masked

1 = interrupt enabled

Bit 2 / TFDL Register Empty Event (TFDLE).

0 = interrupt masked

1 = interrupt enabled

Bit 3 / RFDL Register Full Event (RFDLF).

0 = interrupt masked

1 = interrupt enabled

Bit 4 / RFDL Abort Detect Event (RFDLAD).

0 = interrupt masked

1 = interrupt enabled

22.2.1.1 Receive a BOC

Set Integration time via BOCC.1 and BOCC.2

Enable the receive BOC function (BOCC.4 = 1)

Enable interrupt (IMR8.0 = 1)

Wait for interrupt to occur

Read the RFDL register

If SR2.7 = 1, the a valid BOC message was received.

The lower six bits of the RFDL register is the message

23. ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION (E1 ONLY)

The DS2155, when operated in the E1 mode, provides for access to both the Sa and the Si bits via three different methods. The first is via a hardware scheme using the RLINK/RLCLK and TLINK/ TLCLK pins. The first method is discussed in Section 23.1. The second involves using the internal RAF/RNAF and TAF/TNAF registers and is discussed in Section 23.2 The third method which is covered in Section 23.3 involves an expanded version of the second method.

23.1 Hardware Scheme (Method 1)

On the receive side, all of the received data is reported at the RLINK pin. Using the E1RCR2 register the user can control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will identify the Si bits.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see Section 23.2 for details) or externally from the TLINK pin. Using the E1TCR2 register the framer can be programmed to source any combination of the Sa bits from the TLINK pin. Si bits can be sampled through the TSER pin if by setting E1TCR1.4 = 0.

23.2 Internal Register Scheme Based On Double-Frame (Method 2)

On the receive side, the RAF and RNAF registers will always report the data as it received in the Sa and Si bit locations. The RAF and RNAF registers are updated on align frame boundaries. The setting of the Receive Align Frame bit in Status Register 4 (SR4.0) will indicate that the contents of the RAF and RNAF have been updated. The host can use the SR4.0 bit to know when to read the RAF and RNAF registers. The host has 250 us to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit Align Frame bit in Status Register 4 (SR4.3). The host can use the SR4.3 bit to know when to update the TAF and TNAF registers. It has 250 us to update the data or else the old data will be retransmitted. **If the TAF and TNAF registers are only being used to source the align frame and non-align frame sync patterns then the host need only write once to these registers.** Data in the Si bit position will be overwritten if either the framer is programmed: (1) to source the Si bits from the TSER pin, (2) in the CRC4 mode, or (3) have automatic E-bit insertion enabled. Data in the Sa bit position will be overwritten if any of the E1TCR2.3 to E1TCR2.7 bits are set to one.

Register Name: **RAF**
 Register Description: **Receive Align Frame Register**
 Register Address: **C6H**

Bit #	7	6	5	4	3	2	1	0
Name	Si	0	0	1	1	0	1	1
Default	0	0	0	0	0	0	0	0

Bit 0 / Frame Alignment Signal Bit (1).

Bit 1 / Frame Alignment Signal Bit (1).

Bit 2 / Frame Alignment Signal Bit (0).

Bit 3 / Frame Alignment Signal Bit (1).

Bit 4 / Frame Alignment Signal Bit (1).

Bit 5 / Frame Alignment Signal Bit (0).

Bit 6 / Frame Alignment Signal Bit (0).

Bit 7 / International Bit (Si).

Register Name: **RNAF**
 Register Description: **Receive Non-Align Frame Register**
 Register Address: **C7H**

Bit #	7	6	5	4	3	2	1	0
Name	Si	1	A	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	0	0	0	0	0	0	0

Bit 0 / Additional Bit 8 (Sa8).

Bit 1 / Additional Bit 7 (Sa7).

Bit 2 / Additional Bit 6 (Sa6).

Bit 3 / Additional Bit 5 (Sa5).

Bit 4 / Additional Bit 4 (Sa4).

Bit 5 / Remote Alarm (A).

Bit 6 / Frame Non-Alignment Signal Bit (1).

Bit 7 / International Bit (Si).

Register Name: **TAF**
 Register Description: **Transmit Align Frame Register**
 Register Address: **D0H**

Bit #	7	6	5	4	3	2	1	0
Name	Si	0	0	1	1	0	1	1
Default	0	0	0	1	1	0	1	1

Bit 0 / Frame Alignment Signal Bit (1).

Bit 1 / Frame Alignment Signal Bit (1).

Bit 2 / Frame Alignment Signal Bit (0).

Bit 3 / Frame Alignment Signal Bit (1).

Bit 4 / Frame Alignment Signal Bit (1).

Bit 5 / Frame Alignment Signal Bit (0).

Bit 6 / Frame Alignment Signal Bit (0).

Bit 7 International Bit (Si).

Register Name: **TNAF**
 Register Description: **Transmit Non-Align Frame Register**
 Register Address: **D1H**

Bit #	7	6	5	4	3	2	1	0
Name	Si	1	A	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	1	0	0	0	0	0	0

Bit 0 / Additional Bit 8 (Sa8).

Bit 1 / Additional Bit 7 (Sa7).

Bit 2 / Additional Bit 6 (Sa6).

Bit 3 / Additional Bit 5 (Sa5).

Bit 4 / Additional Bit 4 (Sa4).

Bit 5 / Remote Alarm (used to transmit the alarm (A)).

Bit 6 / Frame Non-Alignment Signal Bit (1).

Bit 7 / International Bit (Si).

23.3 Internal Register Scheme Based On CRC4 Multiframe

On the receive side, there is a set of eight registers (RSiAF, RSiNAF, RRA, RSa4 to RSa8) that report the Si and Sa bits as they are received. These registers are updated with the setting of the Receive CRC4 Multiframe bit in Status Register 2 (SR4.1). The host can use the SR4.1 bit to know when to read these registers. The user has 2 ms to retrieve the data before it is lost. The MSB of each register is the first received. Please see the register descriptions below for more details.

On the transmit side, there is also a set of eight registers (TSiAF, TSiNAF, TRA, TSa4 to TSa8) that via the Transmit Sa Bit Control Register (TSaCR), can be programmed to insert both Si and Sa data. Data is sampled from these registers with the setting of the Transmit Multiframe bit in Status Register 2 (SR4.4). The host can use the SR4.4 bit to know when to update these registers. It has 2 ms to update the data or else the old data will be retransmitted. The MSB of each register is the first bit transmitted. Please see the register descriptions below.

Register Name: **RSiAF**
Register Description: **Received Si bits of the Align Frame**
Register Address: **C8H**

Bit #	7	6	5	4	3	2	1	0
Name	SiF0	SiF2	SiF4	SiF6	SiF8	SiF10	SiF12	SiF14
Default	0	0	0	0	0	0	0	0

Bit 0 / Si Bit of Frame 14(SiF14).

Bit 1 / Si Bit of Frame 12(SiF12).

Bit 2 / Si Bit of Frame 10(SiF10).

Bit 3 / Si Bit of Frame 8(SiF8).

Bit 4 / Si Bit of Frame 6(SiF6).

Bit 5 / Si Bit of Frame 4(SiF4).

Bit 6 / Si Bit of Frame 2(SiF2).

Bit 7 / Si Bit of Frame 0(SiF0).

Register Name: **RSiNAF**
 Register Description: **Received Si bits of the Non Align Frame**
 Register Address: **C9H**

Bit #	7	6	5	4	3	2	1	0
Name	SiF1	SiF3	SiF5	SiF7	SiF9	SiF11	SiF13	SiF15
Default	0	0	0	0	0	0	0	0

Bit 0 / Si Bit of Frame 15(SiF15).

Bit 1 / Si Bit of Frame 13(SiF13).

Bit 2 / Si Bit of Frame 11(SiF11).

Bit 3 / Si Bit of Frame 9(SiF9).

Bit 4 / Si Bit of Frame 7(SiF7).

Bit 5 / Si Bit of Frame 5(SiF5).

Bit 6 / Si Bit of Frame 3(SiF3).

Bit 7 / Si Bit of Frame 1(SiF1).

Register Name: **RRA**
 Register Description: **Received Remote Alarm**
 Register Address: **CAH**

Bit #	7	6	5	4	3	2	1	0
Name	RRAF1	RRAF3	RRAF5	RRAF7	RRAF9	RRAF11	RRAF13	RRAF15
Default	0	0	0	0	0	0	0	0

Bit 0 / Remote Alarm Bit of Frame 15(RRAF15).

Bit 1 / Remote Alarm Bit of Frame 13(RRAF13).

Bit 2 / Remote Alarm Bit of Frame 11(RRAF11).

Bit 3 / Remote Alarm Bit of Frame 9(RRAF9).

Bit 4 / Remote Alarm Bit of Frame 7(RRAF7).

Bit 5 / Remote Alarm Bit of Frame 5(RRAF5).

Bit 6 / Remote Alarm Bit of Frame 3(RRAF3).

Bit 7 / Remote Alarm Bit of Frame 1(RRAF1).

Register Name: **RSa4**
 Register Description: **Received Sa4 Bits**
 Register Address: **CBH**

Bit #	7	6	5	4	3	2	1	0
Name	RSa4F1	RSa4F3	RSa4F5	RSa4F7	RSa4F9	RSa4F11	RSa4F13	RSa4F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa4 Bit of Frame 15(RSa4F15).

Bit 1 / Sa4 Bit of Frame 13(RSa4F13).

Bit 2 / Sa4 Bit of Frame 11(RSa4F11).

Bit 3 / Sa4 Bit of Frame 9(RSa4F9).

Bit 4 / Sa4 Bit of Frame 7(RSa4F7).

Bit 5 / Sa4 Bit of Frame 5(RSa4F5).

Bit 6 / Sa4 Bit of Frame 3(RSa4F3).

Bit 7 / Sa4 Bit of Frame 1(RSa4F1).

Register Name: **RSa5**
 Register Description: **Received Sa5 Bits**
 Register Address: **CCH**

Bit #	7	6	5	4	3	2	1	0
Name	RSa5F1	RSa5F3	RSa5F5	RSa5F7	RSa5F9	RSa5F11	RSa5F13	RSa5F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa5 Bit of Frame 15(RSa5F15).

Bit 1 / Sa5 Bit of Frame 13(RSa5F13).

Bit 2 / Sa5 Bit of Frame 11(RSa5F11).

Bit 3 / Sa5 Bit of Frame 9(RSa5F9).

Bit 4 / Sa5 Bit of Frame 7(RSa5F7).

Bit 5 / Sa5 Bit of Frame 5(RSa5F5).

Bit 6 / Sa5 Bit of Frame 3(RSa5F3).

Bit 7 / Sa5 Bit of Frame 1(RSa5F1).

Register Name: **RSa6**
 Register Description: **Received Sa6 Bits**
 Register Address: **CDH**

Bit #	7	6	5	4	3	2	1	0
Name	RSa6F1	RSa6F3	RSa6F5	RSa6F7	RSa6F9	RSa6F11	RSa6F13	RSa6F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa6 Bit of Frame 15(RSa6F15).

Bit 1 / Sa6 Bit of Frame 13(RSa6F13).

Bit 2 / Sa6 Bit of Frame 11(RSa6F11).

Bit 3 / Sa6 Bit of Frame 9(RSa6F9).

Bit 4 / Sa6 Bit of Frame 7(RSa6F7).

Bit 5 / Sa6 Bit of Frame 5(RSa6F5).

Bit 6 / Sa6 Bit of Frame 3(RSa6F3).

Bit 7 / Sa6 Bit of Frame 1(RSa6F1).

Register Name: **RSa7**
 Register Description: **Received Sa7 Bits**
 Register Address: **CEH**

Bit #	7	6	5	4	3	2	1	0
Name	RSa7F1	RSa7F3	RSa7F5	RSa7F7	RSa7F9	RSa7F11	RSa7F13	RSa7F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa7 Bit of Frame 15(RSa7F15).

Bit 1 / Sa7 Bit of Frame 13(RSa7F13).

Bit 2 / Sa7 Bit of Frame 11(RSa7F11).

Bit 3 / Sa7 Bit of Frame 9(RSa7F9).

Bit 4 / Sa7 Bit of Frame 7(RSa7F7).

Bit 5 / Sa7 Bit of Frame 5(RSa7F5).

Bit 6 / Sa7 Bit of Frame 3(RSa7F3).

Bit 7 / Sa7 Bit of Frame 1(RSa4F1).

Register Name: **RSa8**
 Register Description: **Received Sa8 Bits**
 Register Address: **CFH**

Bit #	7	6	5	4	3	2	1	0
Name	RSa8F1	RSa8F3	RSa8F5	RSa8F7	RSa8F9	RSa8F11	RSa8F13	RSa8F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa8 Bit of Frame 15(RSa8F15).

Bit 1 / Sa8 Bit of Frame 13(RSa8F13).

Bit 2 / Sa8 Bit of Frame 11(RSa8F11).

Bit 3 / Sa8 Bit of Frame 9(RSa8F9).

Bit 4 / Sa8 Bit of Frame 7(RSa8F7).

Bit 5 / Sa8 Bit of Frame 5(RSa8F5).

Bit 6 / Sa8 Bit of Frame 3(RSa8F3).

Bit 7 / Sa8 Bit of Frame 1(RSa8F1).

Register Name: **TSiAF**
 Register Description: **Transmit Si bits of the Align Frame**
 Register Address: **D2H**

Bit #	7	6	5	4	3	2	1	0
Name	TsiF0	TsiF2	TsiF4	TsiF6	TsiF8	TsiF10	TsiF12	TsiF14
Default	0	0	0	0	0	0	0	0

Bit 0 / Si Bit of Frame 14(TsiF14).

Bit 1 / Si Bit of Frame 12(TsiF12).

Bit 2 / Si Bit of Frame 10(TsiF10).

Bit 3 / Si Bit of Frame 8(TsiF8).

Bit 4 / Si Bit of Frame 6(TsiF6).

Bit 5 / Si Bit of Frame 4(TsiF4).

Bit 6 / Si Bit of Frame 2(TsiF2).

Bit 7 / Si Bit of Frame 0(TsiF0).

Register Name: **TSiNAF**
 Register Description: **Transmit Si bits of the Non Align Frame**
 Register Address: **D3H**

Bit #	7	6	5	4	3	2	1	0
Name	TsiF1	TsiF3	TsiF5	TsiF7	TsiF9	TsiF11	TsiF13	TSiF15
Default	0	0	0	0	0	0	0	0

Bit 0 / Si Bit of Frame 15(TSiF15).

Bit 1 / Si Bit of Frame 13(TsiF13).

Bit 2 / Si Bit of Frame 11(TsiF11).

Bit 3 / Si Bit of Frame 9(TsiF9).

Bit 4 / Si Bit of Frame 7(TsiF7).

Bit 5 / Si Bit of Frame 5(TsiF5).

Bit 6 / Si Bit of Frame 3(TsiF3).

Bit 7 / Si Bit of Frame 1(TsiF1).

Register Name: **TRA**
 Register Description: **Transmit Remote Alarm**
 Register Address: **D4H**

Bit #	7	6	5	4	3	2	1	0
Name	TRAF1	TRAF3	TRAF5	TRAF7	TRAF9	TRAF11	TRAF13	TRAF15
Default	0	0	0	0	0	0	0	0

Bit 0 / Remote Alarm Bit of Frame 15(TRAF15).

Bit 1 / Remote Alarm Bit of Frame 13(TRAF13).

Bit 2 / Remote Alarm Bit of Frame 11(TRAF11).

Bit 3 / Remote Alarm Bit of Frame 9(TRAF9).

Bit 4 / Remote Alarm Bit of Frame 7(TRAF7).

Bit 5 / Remote Alarm Bit of Frame 5(TRAF5).

Bit 6 / Remote Alarm Bit of Frame 3(TRAF3).

Bit 7 / Remote Alarm Bit of Frame 1(TRAF1).

Register Name: **TSa4**
 Register Description: **Transmit Sa4 Bits**
 Register Address: **D5H**

Bit #	7	6	5	4	3	2	1	0
Name	TSa4F1	TSa4F3	TSa4F5	TSa4F7	TSa4F9	TSa4F11	TSa4F13	TSa4F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa4 Bit of Frame 15(TSa4F15).

Bit 1 / Sa4 Bit of Frame 13(TSa4F13).

Bit 2 / Sa4 Bit of Frame 11(TSa4F11).

Bit 3 / Sa4 Bit of Frame 9(TSa4F9).

Bit 4 / Sa4 Bit of Frame 7(TSa4F7).

Bit 5 / Sa4 Bit of Frame 5(TSa4F5).

Bit 6 / Sa4 Bit of Frame 3(TSa4F3).

Bit 7 / Sa4 Bit of Frame 1(TSa4F1).

Register Name: **TSa5**
 Register Description: **Transmitted Sa5 Bits**
 Register Address: **D6H**

Bit #	7	6	5	4	3	2	1	0
Name	TSa5F1	TSa5F3	TSa5F5	TSa5F7	TSa5F9	TSa5F11	TSa5F13	TSa5F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa5 Bit of Frame 15(TSa5F15).

Bit 1 / Sa5 Bit of Frame 13(TSa5F13).

Bit 2 / Sa5 Bit of Frame 11(TSa5F11).

Bit 3 / Sa5 Bit of Frame 9(TSa5F9).

Bit 4 / Sa5 Bit of Frame 7(TSa5F7).

Bit 5 / Sa5 Bit of Frame 5(TSa5F5).

Bit 6 / Sa5 Bit of Frame 3(TSa5F3).

Bit 7 / Sa5 Bit of Frame 1(TSa5F1).

Register Name: **TSa6**
 Register Description: **Transmit Sa6 Bits**
 Register Address: **D7H**

Bit #	7	6	5	4	3	2	1	0
Name	TSa6F1	TSa6F3	TSa6F5	TSa6F7	TSa6F9	TSa6F11	TSa6F13	TSa6F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa6 Bit of Frame 15(TSa6F15).

Bit 1 / Sa6 Bit of Frame 13(TSa6F13).

Bit 2 / Sa6 Bit of Frame 11(TSa6F11).

Bit 3 / Sa6 Bit of Frame 9(TSa6F9).

Bit 4 / Sa6 Bit of Frame 7(TSa6F7).

Bit 5 / Sa6 Bit of Frame 5(TSa6F5).

Bit 6 / Sa6 Bit of Frame 3(TSa6F3).

Bit 7 / Sa6 Bit of Frame 1(TSa6F1).

Register Name: **TSa7**
 Register Description: **Transmit Sa7 Bits**
 Register Address: **D8H**

Bit #	7	6	5	4	3	2	1	0
Name	TSa7F1	TSa7F3	TSa7F5	TSa7F7	TSa7F9	TSa7F11	TSa7F13	TSa7F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa7 Bit of Frame 15(TSa7F15).

Bit 1 / Sa7 Bit of Frame 13(TSa7F13).

Bit 2 / Sa7 Bit of Frame 11(TSa7F11).

Bit 3 / Sa7 Bit of Frame 9(TSa7F9).

Bit 4 / Sa7 Bit of Frame 7(TSa7F7).

Bit 5 / Sa7 Bit of Frame 5(TSa7F5).

Bit 6 / Sa7 Bit of Frame 3(TSa7F3).

Bit 7 / Sa7 Bit of Frame 1(TSa4F1).

Register Name: **TSa8**
Register Description: **Transmit Sa8 Bits**
Register Address: **D9H**

Bit #	7	6	5	4	3	2	1	0
Name	TSa8F1	TSa8F3	TSa8F5	TSa8F7	TSa8F9	TSa8F11	TSa8F13	TSa8F15
Default	0	0	0	0	0	0	0	0

Bit 0 / Sa8 Bit of Frame 15(TSa8F15).

Bit 1 / Sa8 Bit of Frame 13(TSa8F13).

Bit 2 / Sa8 Bit of Frame 11(TSa8F11).

Bit 3 / Sa8 Bit of Frame 9(TSa8F9).

Bit 4 / Sa8 Bit of Frame 7(TSa8F7).

Bit 5 / Sa8 Bit of Frame 5(TSa8F5).

Bit 6 / Sa8 Bit of Frame 3(TSa8F3).

Bit 7 / Sa8 Bit of Frame 1(TSa8F1).

Register Name: **TSACR**
 Register Description: **Transmit Sa Bit Control Register**
 Register Address: **DAH**

Bit #	7	6	5	4	3	2	1	0
Name	SiAF	SiNAF	RA	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	0	0	0	0	0	0	0

Bit 0 / Additional Bit 8 Insertion Control Bit (Sa8).

- 0 = do not insert data from the TSa8 register into the transmit data stream
- 1 = insert data from the TSa8 register into the transmit data stream

Bit 1 / Additional Bit 7 Insertion Control Bit (Sa7).

- 0 = do not insert data from the TSa7 register into the transmit data stream
- 1 = insert data from the TSa7 register into the transmit data stream

Bit 2 / Additional Bit 6 Insertion Control Bit (Sa6).

- 0 = do not insert data from the TSa6 register into the transmit data stream
- 1 = insert data from the TSa6 register into the transmit data stream

Bit 3 / Additional Bit 5 Insertion Control Bit (Sa5).

- 0 = do not insert data from the TSa5 register into the transmit data stream
- 1 = insert data from the TSa5 register into the transmit data stream

Bit 4 / Additional Bit 4 Insertion Control Bit (Sa4).

- 0 = do not insert data from the TSa4 register into the transmit data stream
- 1 = insert data from the TSa4 register into the transmit data stream

Bit 5 / Remote Alarm Insertion Control Bit (RA).

- 0 = do not insert data from the TRA register into the transmit data stream
- 1 = insert data from the TRA register into the transmit data stream

Bit 6 / International Bit in Non-Align Frame Insertion Control Bit (SiNAF).

- 0 = do not insert data from the TSiNAF register into the transmit data stream
- 1 = insert data from the TSiNAF register into the transmit data stream

Bit 7 / International Bit in Align Frame Insertion Control Bit (SiAF).

- 0 = do not insert data from the TSiAF register into the transmit data stream
- 1 = insert data from the TSiAF register into the transmit data stream

24. HDLC CONTROLLERS

This device has two enhanced HDLC controllers, HDLC # 1 and HDLC # 2. Each controller is configurable for use with time slots, or Sa4 to Sa8 bits (E1 Mode) or the FDL (T1 Mode). Each HDLC controller has 128 byte buffers in both the transmit and receive paths. When used with time slots, the user can select any time slot or multiple time slots, contiguous or non-contiguous, as well as any specific bits within the time slot(s) to assign to the HDLC controllers.

The user must take care to not map both transmit HDLC controllers to the same Sa bits, time slots or, in T1 mode, map both controllers to the FDL. HDLC # 1 and HDLC # 2 are identical in operation and therefore the following operational description refers only to a singular controller.

The HDLC controller performs all the necessary overhead for generating and receiving Performance Report Messages (PRM) as described in ANSI T1.403 and the messages as described in AT&T TR54016. The HDLC controller automatically generates and detects flags, generates and checks the CRC check sum, generates and detects abort sequences, stuffs and de-stuffs zeros, and byte aligns to the data stream. The 128-byte buffers in the HDLC controller are large enough to allow a full PRM to be received or transmitted without host intervention.

24.1 Basic Operation Details

To allow the framer to properly source/receive data from/to the HDLC controllers, the legacy FDL circuitry (which is described in Section24.6) should be disabled and the following bits should be programmed as shown:

The HDLC registers are divided into four groups, Control/Configuration, Status/Information, Mapping and FIFOs. Table 24-1 lists these registers by group.

Table 24-1 HDLC CONTROLLER REGISTERS

NAME	FUNCTION
CONTROL & CONFIGURATION	
H1TC , HDLC #1 Transmit Control Register H2TC , HDLC #2 Transmit Control Register	General control over the transmit HDLC controllers
H1RC , HDLC #1 Receive Control Register H2RC , HDLC #2 Receive Control Register	General control over the receive HDLC controllers
H1FC , HDLC #1 FIFO Control Register H2FC , HDLC #2 FIFO Control Register	Sets high water mark for receiver and low water mark for transmitter
STATUS & INFORMATION	
SR6 , HDLC #1 Status Register SR7 , HDLC #2 Status Register	Key status information for both transmit and receive directions
IMR6 , HDLC #1 Interrupt Mask Register IMR7 , HDLC #2 Interrupt Mask Register	Selects which bits in Status Registers (SR7 and SR8) will cause interrupts
INFO4 , HDLC #1 & #2 Information Register INFO5 , HDLC #1 Information Register INFO6 , HDLC #2 Information Register	Information on HDLC controller
H1RPBA , HDLC #1 Receive Packet Bytes Available Register H2RPBA , HDLC #2 Receive Packet Bytes Available Register	Indicates the number of bytes that can be read from the receive FIFO
H1TFBA , HDLC #1 Transmit FIFO Buffer Available Register H2TFBA , HDLC #2 Transmit FIFO Buffer Available Register	Indicates the number of bytes that can be written to the transmit FIFO
MAPPING	
H1RCS1 , H1RCS2 , H1RCS3 , H1RCS4 , HDLC #1 Receive Channel Select Registers H2RCS1 , H2RCS2 , H2RCS3 , H2RCS4 , HDLC #2 Receive Channel Select Registers	Selects which channels will be mapped to the receive HDLC controller
H1RTSBS , HDLC #1 Receive TS/Sa Bit Select Register H2RTSBS , HDLC #2 Receive TS/Sa Bit Select Register	Selects which bits in a channel will be used or which Sa bits will be used by the receive HDLC controller
H1TCS1 , H1TCS2 , H1TCS3 , H1TCS4 , HDLC #1 Transmit Channel Select Registers H2TCS1 , H2TCS2 , H2TCS3 , H2TCS4 , HDLC #2 Transmit Channel Select Registers	Selects which channels will be mapped to the transmit HDLC controller
H1TTSBS , HDLC #1 Transmit TS/Sa Bit Select Register H2TTSBS , HDLC #2 Transmit TS/Sa Bit Select Register	Selects which bits in a channel will be used or which Sa bits will be used by the transmit HDLC controller
FIFOs	
H1RF , HDLC #1 Receive FIFO Register H2RF , HDLC #2 Receive FIFO Register	Access to 128-byte receive FIFO
H1TF , HDLC #1 Transmit FIFO Register H2TF , HDLC #2 Transmit FIFO Register	Access to 128-byte transmit FIFO

24.2 HDLC Configuration

Basic configuration of the HDLC controllers is accomplished via the HxTC and HxRC registers. Operating features such as CRC generation, zero stuffer, transmit and receive HDLC mapping options, and Idle flags are selected here. Also the HDLC controllers are reset via these registers.

Register Name: **H1TC, H2TC**
 Register Description: **HDLC #1 TRANSMIT CONTROL, HDLC #2 TRANSMIT CONTROL**
 Register Address: **90H, A0H**

Bit #	7	6	5	4	3	2	1	0
Name	NOFS	TEOML	THR	THMS	TFS	TEOM	TZSD	TCRCD
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit CRC Defeat (TCRCD). A two-byte CRC code is automatically appended to the outbound message. This bit can be used to disable the CRC function.

- 0 = enable CRC generation (normal operation)
- 1 = disable CRC generation

Bit 1 / Transmit Zero Stuffer Defeat (TZSD). The Zero Stuffer function automatically inserts a zero in the message field (between the flags) after 5 consecutive ones to prevent the emulation of a flag or abort sequence by the data pattern. The receiver automatically removes (de-stuffs) any zero after 5 ones in the message field.

- 0 = enable the zero stuffer (normal operation)
- 1 = disable the zero stuffer

Bit 2 / Transmit End of Message (TEOM). Should be set to a one just before the last data byte of an HDLC packet is written into the transmit FIFO at HxTF. If not disabled via TCRCD, the transmitter will automatically append a two byte CRC code to the end of the message.

Bit 3 / Transmit Flag/Idle Select (TFS). This bit selects the inter-message fill character after the closing and before the opening flags (7Eh).

- 0 = 7Eh
- 1 = FFh

Bit 4 / Transmit HDLC Mapping Select (THMS).

- 0 = Transmit HDLC assigned to channels
- 1 = Transmit HDLC assigned to FDL(T1 mode), Sa Bits(E1 mode)

Bit 5 / Transmit HDLC Reset (THR). Will reset the transmit HDLC controller and flush the transmit FIFO. An abort followed by 7Eh or FFh flags/idle will be transmitted until a new packet is initiated by writing new data into the FIFO. Must be cleared and set again for a subsequent reset.

- 0 = Normal operation
- 1 = Reset transmit HDLC controller and flush the transmit FIFO

Bit 6 / Transmit End of Message and Loop (TEOML). To loop on a message, should be set to a one just before the last data byte of an HDLC packet is written into the transmit FIFO. The message will repeat until the user clears this bit or a new message is written to the transmit FIFO. If the host clears the bit, the looping message will complete then flags will be transmitted until new message is written to the FIFO. If the host terminates the loop by writing a new message to the FIFO the loop will terminate, one or two flags will be transmitted and the new message will start. If not disabled via TCRCD, the transmitter will automatically append a two byte CRC code to the end of all messages. This is useful for transmitting consecutive SS7 FISUs without host intervention.

Bit 7 / Number Of Flags Select (NOFS).

- 0 = send one flag between consecutive messages
- 1 = send two flags between consecutive messages

Register Name: **H1RC, H2RC**
 Register Description: **HDLC #1 RECEIVE CONTROL, HDLC #2 RECEIVE CONTROL**
 Register Address: **31H, 32H**

Bit #	7	6	5	4	3	2	1	0
Name	RHR	RHMS	-	-	-	-	-	RSFD
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive SS7 Fill In Signal Unit Delete (RSFD).

0 = Normal operation. All FISUs are stored in the receive FIFO and reported to the host.
 1 = When a consecutive FISU having the same BSN the previous FISU is detected, it is deleted without host intervention

Bit 1 / Unused, must be set to zero for proper operation

Bit 2 / Unused, must be set to zero for proper operation

Bit 3 / Unused, must be set to zero for proper operation

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Receive HDLC Mapping Select (RHMS).

0 = Receive HDLC assigned to channels
 1 = Receive HDLC assigned to FDL(T1 mode), Sa Bits(E1 mode)

Bit 7 / Receive HDLC Reset (RHR). Will reset the receive HDLC controller and flush the receive FIFO. Must be cleared and set again for a subsequent reset.

0 = Normal operation
 1 = Reset receive HDLC controller and flush the receive FIFO

24.2.1 FIFO Control

Control of the transmit and receive FIFOs is accomplished via the FIFO Control (HxFC). The FIFO Control register sets the water marks for both the transmit and receive FIFO. Bits 3 - 5 set the transmit low water mark and the lower 3 bits set the receive high water mark.

When the transmit FIFO empties below the low water mark, the TLWM bit in the appropriate HDLC status register SR6 or SR7 will be set. TLWM is a real time bit and will remain set as long as the transmit FIFO's read pointer is below the water mark. If enabled, this condition can also cause an interrupt via the *INT pin.

When the receive FIFO fills above the high water mark, the RHWM bit in the appropriate HDLC status register will be set. RHWM is a real time bit and will remain set as long as the receive FIFO's write pointer is above the water mark. If enabled, this condition can also cause an interrupt via the *INT pin.

Register Name: **H1FC, H2FC**
 Register Description: **HDLC # 1 FIFO CONTROL, HDLC # 2 FIFO CONTROL**
 Register Address: **91H, A1H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	TFLWM2	TFLWM1	TFLWM0	RFHWM2	RFHWM1	RFHWM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Receive FIFO High Water Mark Select (RFHWM0 to RFHWM2).

RFHWM2	RFHWM1	RFHWM0	Receive FIFO Water Mark
0	0	0	4 bytes
0	0	1	16 bytes
0	1	0	32 bytes
0	1	1	48 bytes
1	0	0	64 bytes
1	0	1	80 bytes
1	1	0	96 bytes
1	1	1	112 bytes

Bits 3 to 5 / Transmit FIFO Low Water Mark Select (TFLWM0 to TFLWM2).

TFLWM2	TFLWM1	TFLWM0	Transmit FIFO Water Mark
0	0	0	4 bytes
0	0	1	16 bytes
0	1	0	32 bytes
0	1	1	48 bytes
1	0	0	64 bytes
1	0	1	80 bytes
1	1	0	96 bytes
1	1	1	112 bytes

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

24.3 HDLC Mapping

24.3.1 Receive

The HDLC controllers need to be assigned a space in the T1/E1 bandwidth in which they will transmit and receive data. The controllers can be mapped to either the FDL(T1), Sa Bits(E1) or to channels. If mapped to channels then any channel or combination of channels, contiguous or not, can be assigned to an HDLC controller. When assigned to a channel(s) any combination of bits within the channel(s) can be avoided.

The HxRCS1 – HxRCS4 registers are used to assign the receive controllers to channels 1 – 24(T1) or 1 – 32(E1) according to the following table.

REGISTER	CHANNELS
HxRCS1	1 - 8
HxRCS2	9 - 16
HxRCS3	17 - 24
HxRCS4	25 - 32

Register Name: **H1RCS1, H1RCS2, H1RCS3, H1RCS4
H2RCS1, H2RCS2, H2RCS3, H2RCS4**
 Register Description: **HDLC # 1 RECEIVE CHANNEL SELECT x
HDLC # 2 RECEIVE CHANNEL SELECT x**
 Register Address: **92H, 93H, 94H, 95H
A2H, A3H, A4H, A5H**

Bit #	7	6	5	4	3	2	1	0
Name	RHCS7	RHCS6	RHCS5	RHCS4	RHCS3	RHCS2	RHCS1	RHCS0
Default	0	0	0	0	0	0	0	0

- Bit 0 / Receive HDLC Channel Select Bit 0 (RHCS0).** Select Channel 1, 9, 17 or 25
- Bit 1 / Receive HDLC Channel Select Bit 1 (RHCS1).** Select Channel 2, 10, 18 or 26
- Bit 2 / Receive HDLC Channel Select Bit 2 (RHCS2).** Select Channel 3, 11, 19 or 27
- Bit 3 / Receive HDLC Channel Select Bit 3 (RHCS3).** Select Channel 4, 12, 20 or 28
- Bit 4 / Receive HDLC Channel Select Bit 4 (RHCS4).** Select Channel 5, 13, 21 or 29
- Bit 5 / Receive HDLC Channel Select Bit 5 (RHCS5).** Select Channel 6, 14, 22 or 30
- Bit 6 / Receive HDLC Channel Select Bit 6 (RHCS6).** Select Channel 7, 15, 23 or 31
- Bit 7 / Receive HDLC Channel Select Bit 7 (RHCS7).** Select Channel 8, 16, 24 or 32

Register Name: **H1RTSBS, H2RTSBS**
 Register Description: **HDLC # 1 Receive Time Slot Bits / Sa Bits Select**
HDLC # 2 Receive Time Slot Bits / Sa Bits Select
 Register Address: **96H, A6H**

Bit #	7	6	5	4	3	2	1	0
Name	RCB8SE	RCB7SE	RCB6SE	RCB5SE	RCB4SE	RCB3SE	RCB2SE	RCB1SE
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Channel Bit 1 Suppress Enable / Sa8 Bit Enable (RCB1SE). LSB of the channel. Set to one to stop this bit from being used.

Bit 1 / Receive Channel Bit 2 Suppress Enable/ Sa7 Bit Enable (RCB2SE). Set to one to stop this bit from being used

Bit 2 / Receive Channel Bit 3 Suppress Enable / Sa6 Bit Enable (RCB3SE). Set to one to stop this bit from being used

Bit 3 / Receive Channel Bit 4 Suppress Enable / Sa5 Bit Enable (RCB4SE). Set to one to stop this bit from being used

Bit 4 / Receive Channel Bit 5 Suppress Enable / Sa4 Bit Enable (RCB5SE). Set to one to stop this bit from being used

Bit 5 / Receive Channel Bit 6 Suppress Enable (RCB6SE). Set to one to stop this bit from being used.

Bit 6 / Receive Channel Bit 7 Suppress Enable (RCB7SE). Set to one to stop this bit from being used.

Bit 7 / Receive Channel Bit 8 Suppress Enable (RCB8SE). MSB of the channel. Set to one to stop this bit from being used.

24.3.2 Transmit

The HxTCS1 – HxTCS4 registers are used to assign the transmit controllers to channels 1 – 24(T1) or 1 – 32(E1) according to the following table.

REGISTER	CHANNELS
HxTCS1	1 - 8
HxTCS2	9 - 16
HxTCS3	17 - 24
HxTCS4	25 - 32

Register Name: **H1TCS1, H1TCS2, H1TCS3, H1TCS4
H2TCS1, H2TCS2, H2TCS3, H2TCS4**
Register Description: **HDLC # 1 TRANSMIT CHANNEL SELECT
HDLC # 2 TRANSMIT CHANNEL SELECT**
Register Address: **97H, 98H, 99H, 9AH
A7H, A8H, A9H, AAH**

Bit #	7	6	5	4	3	2	1	0
Name	THCS7	THCS6	THCS5	THCS4	THCS3	THCS2	THCS1	THCS0
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit HDLC Channel Select Bit 0 (THCS0). Select Channel 1, 9, 17 or 25

Bit 1 / Transmit HDLC Channel Select Bit 1 (THCS1). Select Channel 2, 10, 18 or 26

Bit 2 / Transmit HDLC Channel Select Bit 2 (THCS2). Select Channel 3, 11, 19 or 27

Bit 3 / Transmit HDLC Channel Select Bit 3 (THCS3). Select Channel 4, 12, 20 or 28

Bit 4 / Transmit HDLC Channel Select Bit 4 (THCS4). Select Channel 5, 13, 21 or 29

Bit 5 / Transmit HDLC Channel Select Bit 5 (THCS5). Select Channel 6, 14, 22 or 30

Bit 6 / Transmit HDLC Channel Select Bit 6 (THCS6). Select Channel 7, 15, 23 or 31

Bit 7 / Transmit HDLC Channel Select Bit 7 (THCS7). Select Channel 8, 16, 24 or 32

Register Name: **H1TTSBS, H2TTSBS**
 Register Description: **HDLC # 1 Transmit Time Slot Bits / Sa Bits Select**
HDLC # 2 Transmit Time Slot Bits / Sa Bits Select
 Register Address: **9BH, ABH**

Bit #	7	6	5	4	3	2	1	0
Name	TCB8SE	TCB7SE	TCB6SE	TCB5SE	TCB4SE	TCB3SE	TCB2SE	TCB1SE
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Channel Bit 1 Suppress Enable / Sa8 Bit Enable (TCB1SE). LSB of the channel. Set to one to stop this bit from being used.

Bit 1 / Transmit Channel Bit 2 Suppress Enable/ Sa7 Bit Enable (TCB1SE). Set to one to stop this bit from being used

Bit 2 / Transmit Channel Bit 3 Suppress Enable / Sa6 Bit Enable (TCB1SE). Set to one to stop this bit from being used

Bit 3 / Transmit Channel Bit 4 Suppress Enable / Sa5 Bit Enable (TCB1SE). Set to one to stop this bit from being used

Bit 4 / Transmit Channel Bit 5 Suppress Enable / Sa4 Bit Enable (TCB1SE). Set to one to stop this bit from being used

Bit 5 / Transmit Channel Bit 6 Suppress Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 6 / Transmit Channel Bit 7 Suppress Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 7 / Transmit Channel Bit 8 Suppress Enable (TCB1SE). MSB of the channel. Set to one to stop this bit from being used.

24.4 HDLC Status And Information

SR6 and SR7 (HDLC Status registers), and INFO5 and INFO6 (HDLC Information registers) provide status information. When a particular event has occurred (or is occurring), the appropriate bit in one of these registers will be set to a one. Some of the bits in these registers are latched and some are real time bits that are not latched. This section contains register descriptions that list which bits are latched and which are real time. With the latched bits, when an event occurs and a bit is set to a one, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. The real time bits report the current instantaneous conditions that are occurring and the history of these bits is not latched.

Like the other status registers, the user will always proceed a read of these registers with a write. The byte written to the register will inform the device which of the latched bits the user wishes to read and have cleared (the real time bits are not affected by writing to the status register). The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with current value and it will be cleared. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. This write-read scheme allows host to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the device with higher-order software languages.

The HDLC status registers, SR6 and SR7, have the ability to initiate a hardware interrupt via the INT* output pin. Each of the events in these registers can be either masked or unmasked from the interrupt pin via the HDLC Interrupt Mask Registers (IMR6, IMR7). Interrupts will force the INT* pin low when the event occurs. The INT pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

There are two registers which provide information on the transmit and receive FIFO. They are the Transmit FIFO Buffer Available register and the Receive Packets Available register. These are covered in detail in section 24.4.1.

Register Name: SR6, SR7
 Register Description: HDLC #1 STATUS REGISTER 6
 HDLC #2 STATUS REGISTER 7
 Register Address: 20H, 22H

Bit #	7	6	5	4	3	2	1	0
Name	-	TMEND	RPE	RPS	RHWM	RNE	TLWM	TNF
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit FIFO Not Full Condition (TNF). Set when the transmit 128-byte FIFO has at least one byte available.

Bit 1 / Transmit FIFO Below Low Water Mark Condition (TLWM). Set when the transmit 128-byte FIFO empties beyond the low water mark as defined by the Transmit Low Water Mark Register (TLWMR).

Bit 2 / Receive FIFO Not Empty Condition (RNE). Set when the receive 128-byte FIFO has at least one byte available for a read.

Bit 3 / Receive FIFO Above High Water Mark Condition (RHWM). Set when the receive 128-byte FIFO fills beyond the high water mark as defined by the Receive High Water Mark Register (RHWMR).

Bit 4 / Receive Packet Start Event (RPS). Set when the HDLC controller detects an opening byte. This is a latched bit and will be cleared when read.

Bit 5 / Receive Packet End Event (RPE). Set when the HDLC controller detects either the finish of a valid message (i.e., CRC check complete) or when the controller has experienced a message fault such as a CRC checking error, or an overrun condition, or an abort has been seen. This is a latched bit and will be cleared when read.

Bit 6 / Transmit Message End Event (TMEND). Set when the transmit HDLC controller has finished sending a message. This is a latched bit and will be cleared when read.

Register Name: **IMR6, IMR7**
 Register Description: **HDLC # 1 INTERRUPT MASK REGISTER 6**
HDLC # 2 INTERRUPT MASK REGISTER 7
 Register Address: **21H, 23H**

Bit #	7	6	5	4	3	2	1	0
Name	-	TMEND	RPE	RPS	RHWM	RNE	TLWM	TNF
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit FIFO Not Full Condition (TNF).

0 = interrupt masked
 1 = interrupt enabled – interrupts on rising edge only

Bit 1 / Transmit FIFO Below Low Water Mark Condition (TLWM).

0 = interrupt masked
 1 = interrupt enabled – interrupts on rising edge only

Bit 2 / Receive FIFO Not Empty Condition (RNE).

0 = interrupt masked
 1 = interrupt enabled – interrupts on rising edge only

Bit 3 / Receive FIFO Above High Water Mark Condition (RHWM).

0 = interrupt masked
 1 = interrupt enabled – interrupts on rising edge only

Bit 4 / Receive Packet Start Event (RPS).

0 = interrupt masked
 1 = interrupt enabled

Bit 5 / Receive Packet End Event (RPE).

0 = interrupt masked
 1 = interrupt enabled

Bit 6 / Transmit Message End Event (TMEND).

0 = interrupt masked
 1 = interrupt enabled

Register Name: INFO5, INFO6
 Register Description: HDLC #1 INFORMATION REGISTER
 HDLC #2 INFORMATION REGISTER
 Register Address: 2EH, 2FH

Bit #	7	6	5	4	3	2	1	0
Name	-	-	EMPTY	TFULL	EMPTY	PS2	PS1	PS0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Receive Packet Status (PS0 to PS2). These are real time bits indicating the status as of the last read of the receive FIFO.

PS2	PS1	PS0	PACKET STATUS
0	0	0	In Progress: End of message has not yet been reached
0	0	1	Packet OK: Packet ended with correct CRC code word
0	1	0	CRC Error: A closing flag was detected, preceded by a corrupt CRC code word
0	1	1	Abort: Packet ended because an abort signal was detected. (7 or more ones in a row)
1	0	0	Overflow: HDLC controller terminated reception of packet because receive FIFO is full.
1	0	1	Message Too Short: Three or less bytes including CRC

Bit 3 / Receive FIFO Empty (EMPTY). A real-time bit that is set high when the receive FIFO is empty.

Bit 4 / Transmit FIFO Full (TFULL). A real-time bit that is set high when the FIFO is full.

Bit 5 / Transmit FIFO Empty (EMPTY). A real-time bit that is set high when the FIFO is empty.

Register Name: **INFO4**
Register Description: **HDLC EVENT INFORMATION REGISTER #4**
Register Address: **2DH**

Bit #	7	6	5	4	3	2	1	0
Name					H2UDR	H2OBT	H1UDR	H1OBT
Default	0	0	0	0	0	0	0	0

Bit 0 / HDLC #1 Opening Byte Event (H1OBT). Set when the next byte available in the receive FIFO is the first byte of a message

Bit 1 / HDLC #1 Transmit FIFO Underrun Event (H1UDR). Set when the transmit FIFO empties out without having seen the TMEND bit set. An abort is automatically sent. This bit is latched and will be cleared when read.

Bit 2 / HDLC #2 Opening Byte Event (H2OBT). Set when the next byte available in the receive FIFO is the first byte of a message

Bit 3 / HDLC #2 Transmit FIFO Underrun Event (H2UDR). Set when the transmit FIFO empties out without having seen the TMEND bit set. An abort is automatically sent. This bit is latched and will be cleared when read.

24.4.1 FIFO Information

The Transmit FIFO Buffer Available register indicates the number of bytes that can be written into the transmit FIFO. The count from this register informs the host as to how many bytes can be written into the transmit FIFO without overflowing the buffer.

Register Name: **H1TFBA, H2TFBA**
 Register Description: **HDLC # 1 TRANSMIT FIFO BUFFER AVAILABLE**
HDLC # 2 TRANSMIT FIFO BUFFER AVAILABLE
 Register Address: **9FH, AFH**

Bit #	7	6	5	4	3	2	1	0
Name	TFBA7	TFBA6	TFBA5	TFBA4	TFBA3	TFBA2	TFBA1	TFBA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Transmit FIFO Bytes Available (TFBA0 to TFBA7). TFBA0 is the LSB.

24.4.2 Receive Packet Bytes Available

The lower 7 bits of the Receive Packet Bytes Available register indicates the number of bytes (0 through 127) that can be read from the receive FIFO. The value indicated by this register (lower seven bits) informs the host as to how many bytes can be read from the receive FIFO without going past the end of a message. This value will refer to one of four possibilities, the first part of a packet, the continuation of a packet, the last part of a packet, or a complete packet. After reading the number of bytes indicated by this register the host then checks the HDLC Information register for detailed message status.

If the value in the HxRPBA register refers to the beginning portion of a message or continuation of a message then the MSB of the HxRPBA register will return a value of 1. This indicates that the host may safely read the number of bytes returned by the lower 7 bits of the HxRPBA register but there is no need to check the information register since the packet has not yet terminated (successfully or otherwise).

Register Name: **H1RPBA, H2RPBA**
 Register Description: **HDLC # 1 RECEIVE PACKET BYTES AVAILABLE**
HDLC # 2 RECEIVE PACKET BYTES AVAILABLE
 Register Address: **9CH, ACH**

Bit #	7	6	5	4	3	2	1	0
Name	MS	RPBA6	RPBA5	RPBA4	RPBA3	RPBA2	RPBA1	RPBA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 6 / Receive FIFO Packet Bytes Available Count (RPBA0 to RPBA6). RPBA0 is the LSB.

Bit 7 / Message Status (MS).

0 = Bytes indicated by RPBA0 through RPBA6 are the end of a message. Host must check the INFO5 or INFO6 register for details.

1 = Bytes indicated by RPBA0 through RPBA6 are the beginning or continuation of a message. The host does not need to check the INFO5 or INFO6 register.

24.4.3 HDLC FIFOs

Register Name: **H1TF, H2TF**
 Register Description: **HDLC # 1 TRANSMIT FIFO, HDLC # 2 TRANSMIT FIFO**
 Register Address: **9DH, ADH**

Bit #	7	6	5	4	3	2	1	0
Name	THD7	THD6	THD5	THD4	THD3	THD2	THD1	THD0
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit HDLC Data Bit 0 (THD0) LSB of a HDLC packet data byte

Bit 1 / Transmit HDLC Data Bit 1 (THD1)

Bit 2 / Transmit HDLC Data Bit 2 (THD2)

Bit 3 / Transmit HDLC Data Bit 3 (THD3)

Bit 4 / Transmit HDLC Data Bit 4 (THD4)

Bit 5 / Transmit HDLC Data Bit 5 (THD5)

Bit 6 / Transmit HDLC Data Bit 6 (THD6)

Bit 7 / Transmit HDLC Data Bit 7 (THD7) MSB of a HDLC packet data byte

Register Name: **H1RF, H2RF**
 Register Description: **HDLC # 1 RECEIVE FIFO, HDLC # 2 RECEIVE FIFO**
 Register Address: **9EH, AEH**

Bit #	7	6	5	4	3	2	1	0
Name	RHD7	RHD6	RHD5	RHD4	RHD3	RHD2	RHD1	RHD0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive HDLC Data Bit 0 (RHD0) LSB of a HDLC packet data byte

Bit 1 / Receive HDLC Data Bit 1 (RHD1)

Bit 2 / Receive HDLC Data Bit 2 (RHD2)

Bit 3 / Receive HDLC Data Bit 3 (RHD3)

Bit 4 / Receive HDLC Data Bit 4 (RHD4)

Bit 5 / Receive HDLC Data Bit 5 (RHD5)

Bit 6 / Receive HDLC Data Bit 6 (RHD6)

Bit 7 / Receive HDLC Data Bit 7 (RHD7) MSB of a HDLC packet data byte

24.5 Receive HDLC Code Example

Below is an example of a receive HDLC routine for controller #1.

1. Reset receive HDLC controller
2. Set HDLC mode, mapping and High Water Mark
3. Start new message buffer
4. Enable RPE and RHWM interrupts
5. Wait for interrupt
6. Disable RPE and RHWM interrupts
7. Read HxRPBA register. N = HxRPBA (lower 7 bits are byte count, MSB is status)
8. Read (N AND 7Fh) bytes from receive FIFO and store in message buffer
9. If (N AND 80h) then goto step 4
10. Read INFO5 register
11. If PS2, PS1, PS0 = 000 then goto step 4
12. If PS2, PS1, PS0 = 001 then packet terminated OK
Save present message buffer
13. If PS2, PS1, PS0 = 010 then packet terminated with CRC error
14. If PS2, PS1, PS0 = 011 then packet aborted
15. If PS2, PS1, PS0 = 100 then FIFO over flowed
16. Goto step 3

24.6 Legacy FDL Support (T1 Mode)

24.6.1 Overview

In order to provide backward compatibility to the older DS21x52 T1 device, the DS2155 maintains the circuitry that existed in the previous generation of the T1 Framer. In new applications, it is recommended that the HDLC controllers and BOC controller described in Section 24 and 22 are used.

24.6.2 Receive Section

In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the Receive FDL register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2 ms (8 times 250 us). The framer will signal an external microcontroller that the buffer has filled via the SR8.3 bit. If enabled via IMR8.3, the INT pin will toggle low indicating that the buffer has filled and needs to be read. The user has 2 ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed into the RFDLM1 or RFDLM2 registers, then the SR8.1 bit will be set to a one and the INT pin will toggled low if enabled via IMR8.1. This feature allows an external microcontroller to ignore the FDL or Fs pattern until an important event occurs.

The framer also contains a zero de-stuffer, which is controlled via the T1RCR2.3 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). If enabled via T1RCR2.3, the DS2155 will automatically look for 5 ones in a row, followed by a zero. If it finds such a pattern, it will automatically remove the zero. If the zero destuffer sees six or more ones in a row followed by a zero, the zero is not removed. The T1RCR2.3 bit should always be set to a one when the DS2155 is extracting the FDL. More on how to use the DS2155 in FDL applications in this legacy support mode is covered in a separate Application Note.

Register Name: **RFDL**
 Register Description: **Receive FDL Register**
 Register Address: **C0H**

Bit #	7	6	5	4	3	2	1	0
Name	RFDL7	RFDL6	RFDL5	RFDL4	RFDL3	RFDL2	RFDL1	RFDL0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive FDL Bit 0 (RFDL0) LSB of the Received FDL Code

Bit 1 / Receive FDL Bit 1 (RFDL1)

Bit 2 / Receive FDL Bit 2 (RFDL2)

Bit 3 / Receive FDL Bit 3 (RFDL3)

Bit 4 / Receive FDL Bit 4 (RFDL4)

Bit 5 / Receive FDL Bit 5 (RFDL5)

Bit 6 / Receive FDL Bit 6 (RFDL6)

Bit 7 / Receive FDL Bit 7 (RFDL7) MSB of the Received FDL Code

The Receive FDL Register (RFDL) reports the incoming Facility Data Link (FDL) or the incoming Fs bits. The LSB is received first.

Register Name: **RFDLM1, RFDLM2**
 Register Description: **RECEIVE FDL MATCH REGISTER 1**
RECEIVE FDL MATCH REGISTER 2
 Register Address: **C2H, C3H**

Bit #	7	6	5	4	3	2	1	0
Name	RFDLM7	RFDLM6	RFDLM5	RFDLM4	RFDLM3	RFDLM2	RFDLM1	RFDLM0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive FDL Match Bit 0 (RFDLM0) LSB of the FDL Match Code

Bit 1 / Receive FDL Match Bit 1 (RFDLM1)

Bit 2 / Receive FDL Match Bit 2 (RFDLM2)

Bit 3 / Receive FDL Match Bit 3 (RFDLM3)

Bit 4 / Receive FDL Match Bit 4 (RFDLM4)

Bit 5 / Receive FDL Match Bit 5 (RFDLM5)

Bit 6 / Receive FDL Match Bit 6 (RFDLM6)

Bit 7 / Receive FDL Match Bit 7 (RFDLM7) MSB of the FDL Match Code

24.6.3 Transmit Section

The transmit section will shift out into the T1 data stream, either the FDL (in the ESF framing mode) or the Fs bits (in the D4 framing mode) contained in the Transmit FDL register (TFDL). When a new value is written to the TFDL, it will be multiplexed serially (LSB first) into the proper position in the outgoing T1 data stream. After the full eight bits has been shifted out, the framer will signal the host microcontroller that the buffer is empty and that more data is needed by setting the SR8.2 bit to a one. The INT will also toggle low if enabled via IMR8.2. The user has 2 ms to update the TFDL with a new value. If the TFDL is not updated, the old value in the TFDL will be transmitted once again. The framer also contains a zero stuffer which is controlled via the T1TCR2.5 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). If enabled via T1TCR2.5, the framer will automatically look for 5 ones in a row. If it finds such a pattern, it will automatically insert a zero after the five ones. The T1TCR2.5 bit should always be set to a one when the framer is inserting the FDL.

Register Name: **TFDL**
Register Description: **TRANSMIT FDL REGISTER**
Register Address: **C1H**

Bit #	7	6	5	4	3	2	1	0
Name	TFDL7	TFDL6	TFDL5	TFDL4	TFDL3	TFDL2	TFDL1	TFDL0
Default	0	0	0	0	0	0	0	0

[also used to insert Fs framing pattern in D4 framing mode]

Bit 0 / Transmit FDL Bit 0 (TFDL0) LSB of the Transmit FDL Code

Bit 1 / Transmit FDL Bit 1 (TFDL1)

Bit 2 / Transmit FDL Bit 2 (TFDL2)

Bit 3 / Transmit FDL Bit 3 (TFDL3)

Bit 4 / Transmit FDL Bit 4 (TFDL4)

Bit 5 / Transmit FDL Bit 5 (TFDL5)

Bit 6 / Transmit FDL Bit 6 (TFDL6)

Bit 7 / Transmit FDL Bit 7 (TFDL7) MSB of the Transmit FDL Code

The Transmit FDL Register (TFDL) contains the Facility Data Link (FDL) information that is to be inserted on a byte basis into the outgoing T1 data stream. The LSB is transmitted first.

24.7 D4/SLC-96 Operation

In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the device to properly insert the Fs framing pattern, the TFDL register at address C1h must be programmed to 1Ch and the following bits must be programmed as shown: T1TCR1.2 = 0 (source Fs data from the TFDL register) T1TCR2.6 = 1 (allow the TFDL register to load on multiframe boundaries)


Since the SLC-96 message fields share the Fs-bit position, the user can access these message fields via the TFDL and RFDL registers. Please see the separate Application Note for a detailed description of how to implement a SLC-96 function.

25. LINE INTERFACE UNIT (LIU)

The Line Interface Unit (LIU) in the DS2155 contains three sections; (1) the receiver which handles clock and data recovery, (2) the transmitter which waveshapes and drives the network line, and (3) the jitter attenuator. These three sections are controlled by the Line Inter-face Control Registers (LIC1 – LIC4) which are described below. The LIU has its own T1/E1 mode select bit and can operate independently of the framer function

The DS2155 can switch between T1 or E1 networks without changing any external components on either the transmit or receive side. Figure 25-1 shows a network connection using minimal components. In this configuration the DS2155 can connect to T1, J1, or E1 (75 ohms or 120ohms) without any component change. The receiver can adjust the 120 ohm termination to 100 or 75 ohms. The transmitter can adjust its output impedance to provide high return loss characteristics for 120, 100 and 75 ohm lines. Other components may be added to this configuration in order to meet safety and network protection requirements. This is covered in Section 25.7.

Figure 25-1 **BASIC NETWORK CONNECTIONS**



25.1 LIU Operation

The analog AMI/HDB3 waveform off of the E1 line or the AMI/B8ZS waveform off of the T1 line is transformer coupled into the RTIP and RRING pins of the DS2155. The user has the option to use internal termination, software selectable for 75/100/120 ohm applications, or external termination. The LIU recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLKO and bipolar or NRZ data at RPOSO and RNEGO. The DS2155 contains an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The receive circuitry also is configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to -43dB for E1 and 0dB to -36dB for T1 which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6k feet (T1) in length. Data input at TPOSI and TNEGI is sent via the jitter attenuation MUX to the wave shaping circuitry and line driver. The DS2155 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long haul (CSU) or short haul (DSX-1) lines for T1.

25.2 Receiver

The DS2155 contains a digital clock recovery system. The DS2155 couples to the receive E1 or T1 twisted pair (or coaxial cable in 75 ohm E1 applications) via a 1:1 transformer. See Table 25-1 for transformer details. The DS2155 has the option of using software selectable termination requiring only a single, fixed pair of termination resistors.

The DS2155's LIU is designed to be fully software-selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the DS2155 for 75, 100, or 120 ohm receive termination by setting the RT1 (LIC4.1) and RT0 (LIC4.0) bits. When using the internal termination feature, the resistors labeled R in Figure 25-4 should be 60 ohms each. If external termination is required, RT1 and RT0 should be set to 0 and the resistors labeled R in Figure 25-4 will need to be 37.5 ohms, 50 ohms, or 60 ohms each depending on the line impedance.

There are two ranges of receive sensitivity for both T1 and E1, which is selectable by the user. The EGL bit of LIC1 (LIC1.4) selects the full or limited sensitivity.

The resultant E1 or T1 clock derived from MCLK is multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times over-sampler which is used to recover the clock and data. This over-sampling technique offers outstanding performance to meet jitter tolerance specifications shown in Figure 25-8.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly over-sampled digital clock recovery circuitry. See the Receive AC Timing Characteristics in Section 8 for more details. When no signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be derived from the JACLK source.

25.2.1 Receive Level Indicator

The DS2155 will report the signal strength at RTIP and RRING in 2.5dB increments via RL3-RL0 located in the Information Register 2 (INFO2). This feature is helpful when trouble shooting line performance problems.


25.2.2 Receive G.703 Section 10 Synchronization Signal

The DS2155 is capable of receiving a 2.048MHz square wave synchronization clock as specified in section 10 of ITU G.703. In order to use the DS2155 in this mode, set the Receive Synchronization Clock Enable (LIC3.2) = 1.

25.2.3 Monitor Mode

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS2155 can be programmed to support these applications via the Monitor Mode control bits MM1 and MM0 in the LIC3 register. See Figure 25-2 for details.

Figure 25-2 **TYPICAL MONITOR APPLICATION**



25.3 Transmitter

The DS2155 uses a Phase Lock Loop along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS2155 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (LIC2.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in register LIC1 for the appropriate application.

A 2.048MHz or 1.544MHz TTL clock is required at TCLKI for transmitting data presented at TPOSI and TNEGI. Normally these pins are connected to TCLKO, TPOSO and TNEGO. However, the LIU may operate in an independent fashion. ITU specification G.703 requires an accuracy of +/-50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of +/- 32ppm for T1 interfaces. The clock can be sourced internally from RCLK or JCLK. See LIC2.3, LIC4.4 and LIC4.5 for details. Due to the nature of the design of the transmitter in the DS2155, very little jitter (less than 0.005 UIpp broadband from 10 Hz to 100 kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS2155 couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:2 step-up transformer. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in Table 25-1. The DS2155 has the option of using software selectable transmit termination.

25.3.1 Transmit Short Circuit Detector / Limiter

The DS2155 has automatic short-circuit limiter which limits the source current to 50mA (rms) into a 1 ohm load. This feature can be disabled by setting the SCLD bit (LIC2.1) = 1. TCLE (INFO2.5) provides a real time indication of when the current limiter is activated. If the current limiter is disabled, TCLE will indicate that a short-circuit condition exist. Status Register SR1.2 provides a latched version of the information, which can be used to activate an interrupt when enable via the IMR1 register. The TPD bit (LIC1.0) will power-down the transmit line driver and tri-state the TTIP and TRING pins.

25.3.2 Transmit Open Circuit Detector

The DS2155 can also detect when the TTIP or TRING outputs are open circuited. TOCD (INFO2.4) will provide a real time indication of when an open circuit is detected. SR1 provides a latched version of the information (SR1.1), which can be used to activate an interrupt when enable via the IMR1 register

25.3.3 Transmit BPV Error Insertion

When IBPV (LIC2.5) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion.

25.3.4 Transmit G.703 Section 10 Synchronization Signal (E1 Mode)

The DS2155 can transmit the 2.048MHz square wave synchronization clock as specified in section 10 of G.703. In order to transmit the 2.048MHz clock, when in E1 mode, set the Transmit Synchronization Clock Enable (LIC3.1) = 1.

25.4 MCLK Pre-Scaler

A 16.384MHz, 8.192MHz, 4.096MHz, 2.048MHz, or 1.544MHz clock must be applied at MCLK. ITU specification G.703 requires an accuracy of +/-50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of +/-32ppm for T1 interfaces. A pre-scaler will divide the 16, 8, or 4 MHz clock down to 2.048MHz. There is an onboard PLL for the jitter attenuator which will convert the 2.048 MHz clock to a 1.544 MHz rate for T1 applications. Setting JAMUX (LIC2.3) to a logic 0 bypasses this PLL.


25.5 Jitter Attenuator

The DS2155 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits via the JABDS bit (LIC1.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in Figure 25-9. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (LIC1.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (LIC1.1). Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitter free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS2155 will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in Status Register 1 (SR1.4).

25.6 CMI (Code Mark Inversion) Option

The DS2155 provides a CMI interface for connection to optical transports. This interface is a unipolar 1T2B type of signal. Ones are encoded as either a logical one or zero level for the full duration of the clock period. Zeros are encoded as a 0 to 1 transition at the middle of the clock period.

Figure 25-3 CMI CODING



Transmit and Receive CMI is enabled via LIC4.7. When this register bit is set, the TTIP pin will output CMI coded data at normal TTL type levels. This signal can be used to directly drive an optical interface. When CMI is enable, the user may also use HDB3/B8ZS coding. When this register bit is set, the RTIP pin will become a unipolar CMI input. The CMI signal will be processed to extract and align the clock with data.

Register Name: **LIC1**
 Register Description: **Line Interface Control 1**
 Register Address: **78H**

Bit #	7	6	5	4	3	2	1	0
Name	L2	L1	L0	EGL	JAS	JABDS	DJA	TPD
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Power Down (TPD).

0 = powers down the transmitter and tri-states the TTIP and TRING pins
 1 = normal transmitter operation

Bit 1 / Disable Jitter Attenuator (DJA).

0 = jitter attenuator enabled
 1 = jitter attenuator disabled

Bit 2 / Jitter Attenuator Buffer Depth Select (JABDS).

0 = 128 bits
 1 = 32 bits (use for delay sensitive applications)

Bit 3 / Jitter Attenuator Select (JAS).

0 = place the jitter attenuator on the receive side
 1 = place the jitter attenuator on the transmit side

Bit 4 / Receive Equalizer Gain Limit (EGL). This bit controls the sensitivity of the receive equalizer..

T1 Mode

0 = -36dB (long haul)
 1 = -15dB (limited long haul)

E1 Mode

0 = -15dB (short haul)
 1 = -43dB (long haul)

Bits 5 to 7 / Line Build Out Select (L0 to L2).

E1 Mode

L2	L1	L0	APPLICATION	N (1)	RETURN LOSS	Rt (1)
0	0	0	75 ohm normal	1:2	NM	0 ohms
0	0	1	120 ohm normal	1:2	NM	0 ohms
1	0	0	75 ohm w/ high return loss See Note 1	1:2	21dB	6.2 ohms
1	0	1	120 ohm w/ high return loss See Note 1	1:2	21dB	11.6 ohms

Notes: 1. TT0 and TT1 of LIC4 register must be set to 0 in this configuration.

T1 Mode

L2	L1	L0	APPLICATION	N (1)	RETURN LOSS	Rt (1)
0	0	0	DSX-1 (0 TO 133 FEET) / 0DB CSU	1:2	NM	0 ohms
0	0	1	DSX-1 (133 to 266 feet)	1:2	NM	0 ohms
0	1	0	DSX-1 (266 to 399 feet)	1:2	NM	0 ohms
0	1	1	DSX-1 (399 to 533 feet)	1:2	NM	0 ohms
1	0	0	DSX-1 (533 to 655 feet)	1:2	NM	0 ohms
1	0	1	-7.5dB CSU	1:2	NM	0 ohms
1	1	0	-15dB CSU	1:2	NM	0 ohms
1	1	1	-22.5dB CSU	1:2	NM	0 ohms

Register Name: **LIC2**
Register Description: **Line Interface Control 2**
Register Address: **79H**

Bit #	7	6	5	4	3	2	1	0
Name	ETS	LIRST	IBPV	TUA1	JAMUX	-	SCLD	CLDS
Default	0	0	0	0	0	0	0	0

Bit 0 / Custom Line Driver Select (CLDS). Setting this bit to a one will redefine the operation of the transmit line driver. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7 = 0, then the device will generate a square wave at the TTIP and TRING outputs instead of a normal waveform. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7 ≠ 0, then the device will force TTIP and TRING outputs to become open drain drivers instead of their normal push-pull operation. This bit should be set to zero for normal operation of the device.

Bit 1 / Short Circuit Limit Disable (ETS = 1) (SCLD). Controls the 50mA (rms) current limiter.

0 = enable 50mA current limiter

1 = disable 50mA current limiter

Bit 2 / Unused, must be set to zero for proper operation

Bit 3 / Jitter Attenuator MUX (JAMUX). Controls the source for JACLK.

0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK)

1 = JACLK sourced from internal PLL (2.048MHz at MCLK)

Bit 4 / Transmit Unframed All Ones (TUA1). The polarity of this bit is set such that the device will transmit an all ones pattern on power-up or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern is always timed off of the JACLK.

0 = transmit all ones at TTIP and TRING

1 = transmit data normally

Bit 5 / Insert BPV (IBPV). A 0 to 1 transition on this bit will cause a single BiPolar Violation (BPV) to be inserted into the transmit data stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted.

Bit 6 / Line Interface Reset (LIRST). Setting this bit from a zero to a one will initiate an internal reset that resets the clock recovery state machine and re-centers the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.

Bit 7 / E1 / T1 Select (ETS).

0 = T1 Mode Selected

1 = E1 Mode Selected

Register Name: **LIC3**
 Register Description: **Line Interface Control 3**
 Register Address: **7AH**

Bit #	7	6	5	4	3	2	1	0
Name	-	TCES	RCES	MM1	MM0	RSCLKE	TSCLKE	TAOZ
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Alternate Ones and Zeros (TAOZ). Transmit a ...101010... pattern (Customer Disconnect Indication Signal) at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK.

0 = disabled

1 = enabled

Bit 1 / Transmit Synchronization G.703 Clock Enable (TSCLKE).

0 = disable 1.544 (T1)/2.048 (E1)MHz transmit synchronization clock

1 = enable 1.544 (T1)/2.048 (E1)MHz transmit synchronization clock

Bit 2 / Receive Synchronization G.703 Clock Enable (RSCLKE).

0 = disable 1.544 (T1)/2.048 (E1)MHz synchronization receive mode

1 = enable 1.544 (T1)/2.048 (E1)MHz synchronization receive mode

Bits 3 to 4 / Monitor Mode (MM0 to MM1).

MM1	MM0	Internal Linear Gain Boost (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

Bit 5 / Receive Clock Edge Select (RCES). Selects which RCLKO edge to update RPOSO and RNEG0.

0 = update RPOSO and RNEG0 on rising edge of RCLKO

1 = update RPOSO and RNEG0 on falling edge of RCLKO

Bit 6 / Transmit Clock Edge Select (TCES). Selects which TCLKI edge to sample TPOSI and TNEGI.

0 = sample TPOSI and TNEGI on falling edge of TCLKI

1 = sample TPOSI and TNEGI on rising edge of TCLKI

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **LIC4**
 Register Description: **Line Interface Control 4**
 Register Address: **7BH**

Bit #	7	6	5	4	3	2	1	0
Name	CMIE	CMII	MPS1	MPS0	TT1	TT0	RT1	RT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 1 / Receive Termination Select (RT0 to RT1).

RT1	RT0	Internal Receive Termination Configuration
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 75 ohm enabled
1	0	Internal receive-side 100 ohm enabled
1	1	Internal receive-side 120 ohm enabled

Bits 2 to 3 / Transmit Termination Select (TT0 to TT1).

TT1	TT0	Internal Transmit Termination Configuration
0	0	Internal transmit-side termination disabled
0	1	Internal transmit -side 75 ohm enabled
1	0	Internal transmit -side 100 ohm enabled
1	1	Internal transmit -side 120 ohm enabled

Bits 4 and 5 / MCLK Pre-Scaler for T1 Mode

MCLK (MHz)	MPS1	MPS0	JAMUX (LIC2.3)
1.544	0	0	0
3.088	0	1	0
6.276	1	0	0
12.552	1	1	0
2.048	0	0	1
4.096	0	1	1
8.192	1	0	1
16.384	1	1	1

Bits 4 and 5 / MCLK Pre-Scaler for E1 Mode

MCLK (MHz)	MPS1	MPS0	JAMUX (LIC2.3)
2.048	0	0	0
4.096	0	1	0
8.192	1	0	0
16.384	1	1	0

Bit 6 / CMI Invert (CMII).

- 0 = CMI normal at TTIP and RTIP
- 1 = Invert CMI signal at TTIP and RTIP

Bit 7 / CMI Enable (CMIE).

- 0 = disable CMI mode
- 1 = Enable CMI Mode

Register Name: **INFO2**
Register Description: **Information Register 2**
Register Address: **11H**

Bit #	7	6	5	4	3	2	1	0
Name	BSYNC	BD	TCLE	TOCD	RL3	RL2	RL1	RL0
Default	0	0	0	0	0	0	0	0

Bits 0 to 3 / Receive Level Bits (RL0 to RL3). Real-time bits.

RL3	RL2	RL1	RL0	Receive Level (dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-17.5 to -20.0
1	0	0	0	-20.0 to -22.5
1	0	0	1	-22.5 to -25.0
1	0	1	0	-25.0 to -27.5
1	0	1	1	-27.5 to -30.0
1	1	0	0	-30.0 to -32.5
1	1	0	1	-32.5 to -35.0
1	1	1	0	-35.0 to -37.5
1	1	1	1	Less than -37.5

Bit 4 / Transmit Open Circuit Detect. (TOCD) A real-time bit set when the device detects that the TTIP and TRING outputs are open circuited.

Bit 5 / Transmit Current Limit Exceeded. (TCLE) A real-time bit set when the 50mA (rms) current limiter is activated whether the current limiter is enabled or not.

Bit 6 / BOC Detected (BD). A real-time bit that is set high when the BOC detector is presently seeing a valid sequence and set low when no BOC is currently being detected.

Bit 7 / BERT Real Time Synchronization Status (BSYNC). Real time status of the synchronizer (this bit is not latched). Will be set when the incoming pattern matches for 32 consecutive bit positions. Will be cleared when 6 or more bits out of 64 are received in error. Refer to BSYNC in the BERT status register, SR9, for an interrupt generating version of this signal.

Register Name: **SR1**
 Register Description: **Status Register 1**
 Register Address: **16H**

Bit #	7	6	5	4	3	2	1	0
Name	-	TIMER	RSCOS	JALT	LRCL	TCLE	TOCD	LOLITC
Default	0	0	0	0	0	0	0	0

Bit 0 / Loss of Line Interface Transmit Clock Condition (LOLITC). Set when TCLKI has not transitioned for one channel time.

Bit 1 / Transmit Open Circuit Detect Condition (TOCD). Set when the device detects that the TTIP and TRING outputs are open circuited.

Bit 2 / Transmit Current Limit Exceeded Condition (TCLE). Set when the 50mA (rms) current limiter is activated whether the current limiter is enabled or not.

Bit 3 / Line Interface Receive Carrier Loss Condition (LRCL). Set when the carrier signal is lost.

Bit 4 / Jitter Attenuator Limit Trip Event (JALT). Set when the jitter attenuator FIFO reaches to within 4 bits of it's useful limit. Will be cleared when read. Useful for debugging jitter attenuation operation.

Bit 5 / Receive Signaling Change Of State Event (RSCOS). Set when any channel selected by the Receive Signaling Change Of State Interrupt Enable registers (RSCSE1 through RSCSE4), changes signaling state.

Bit 6 / Timer Event (TIMER). Follows the error counter update interval as determined by the ECUS bit in the Error Counter Configuration Register (ERCNT).

T1: Set on increments of 1 second or 42 ms based on RCLK.

E1: Set on increments of 1 second or 62.5 ms based on RCLK.

Register Name: **IMR1**
 Register Description: **Interrupt Mask Register 1**
 Register Address: **17H**

Bit #	7	6	5	4	3	2	1	0
Name	-	TIMER	RSCOS	JALT	LRCL	TCLE	TOCD	LOLITC
Default	0	0	0	0	0	0	0	0

Bit 0 / Loss of Transmit Clock Condition (LOLITC).

0 = interrupt masked

1 = interrupt enabled – generates interrupts on rising and falling edges

Bit 1 / Transmit Open Circuit Detect Condition (TOCD).

0 = interrupt masked

1 = interrupt enabled – generates interrupts on rising and falling edges

Bit 2 / Transmit Current Limit Exceeded Condition (TCLE).

0 = interrupt masked

1 = interrupt enabled – generates interrupts on rising and falling edges

Bit 3 / Line Interface Receive Carrier Loss Condition (LRCL).

0 = interrupt masked

1 = interrupt enabled – generates interrupts on rising and falling edges

Bit 4 / Jitter Attenuator Limit Trip Event (JALT).

0 = interrupt masked

1 = interrupt enabled

Bit 5 / Receive Signaling Change Of State Event (RSCOS).

0 = interrupt masked

1 = interrupt enabled


Bit 6 / Timer Event (TIMER).

0 = interrupt masked

1 = interrupt enabled

25.7 Recommended Circuits


Figure 25-4 **BASIC INTERFACE**



Notes:

1. All resistor values are +/- 1%.
2. Resistors R should be set to 60 ohms each if the internal receive-side termination feature is enabled. When this feature is disabled, $R = 37.5$ ohms for 75 ohm coaxial E1 lines, 60 ohms for 120 ohm twisted pair E1 lines, or 50 ohms for 100 ohm twisted pair T1 lines.
3. $C = .47\mu\text{F}$ ceramic

Figure 25-5 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION



Notes:

1. All resistor values are +/- 1%.
2. X1 and X2 are very low DCR transformers
3. C1 = .47uF ceramic.
4. S1 and S2 are a 6V transient suppressers.
5. D1 to D8 are Schottky diodes.
6. The fuses, F1 – F4, are optional to prevent AC power line crosses from compromising the transformers.
7. The 68uF is used to keep the local power plane potential within tolerance during a surge.

25.8 Component Specifications

Table 25-1 TRANSFORMER SPECIFICATIONS

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 3.3V Applications	1:1(receive) and 1:2(transmit) +/-2%
Primary Inductance	600μH minimum
Leakage Inductance	1.0μH maximum
Intertwining Capacitance	40 pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.0 Ohms maximum
Secondary	2.0 Ohms maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2 Ohms maximum
Secondary	1.2 Ohms maximum

Figure 25-6 E1 TRANSMIT PULSE TEMPLATE




Figure 25-7 T1 TRANSMIT PULSE TEMPLATE




Figure 25-8 JITTER TOLERANCE




Figure 25-9 JITTER ATTENUATION (T1 MODE)




Figure 25-10 JITTER ATTENUATION (E1 MODE)





Figure 25-11 **OPTIONAL CRYSTAL CONNECTIONS**



NOTES:

1. C1 and C2 should be 5 pF lower than two times the nominal loading capacitance of the crystal to adjust for the input capacitance of the DS2155

26. PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION

The DS2155 has the ability to generate and detect a repeating bit pattern from one to eight bits or sixteen bits in length. **This function is available only in T1 mode.** To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition registers (TCD1&TCD2) and select the proper length of the pattern by setting the TC0 and TC1 bits in the In-Band Code Control (IBCC) register. When generating a 1, 2, 4, 8 or 16 bit pattern both transmit code definition registers (TCD1&TCD2) must be filled with the proper code. Generation of a 3, 5, 6 and 7 bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmitted as long as the TLOOP control bit (T1CCR1.0) is enabled. Normally (unless the transmit formatter is programmed to not insert the F-bit position) the framer will overwrite the repeating pattern once every 193 bits to allow the F-bit position to be sent.

As an example, to transmit the standard “loop up” code for Channel Service Units (CSUs), which is a repeating pattern of ...10000100001..., set TCD1 = 80h, IBCC = 0 and T1CCR1.0 = 1.

The framer has three programmable pattern detectors. Typically, two of the detectors are used for “loop up” and “loop down” code detection. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD1 & RUPCD2) registers and the Receive Down Code Definition (RDNCD1 & RDNCD2) registers and the length of each pattern will be selected via the IBCC register. There is a third detector (Spare) and it is defined and controlled via the RSCD1/RSCD2 and RSCC registers. When detecting a 16 bit pattern both receive code definition registers are used together to form a 16 bit register. For 8 bit patterns both receive code definition registers will be filled with the same value. Detection of a 1, 2, 3, 4, 5, 6 and 7 bit pattern only requires the first receive code definition register to be filled. The framer will detect repeating pattern codes in both framed and unframed circumstances with bit error rates as high as $10E-2$. The detectors are capable of handling both F-bit inserted and F-bit overwrite patterns. Writing the least significant byte of receive code definition register resets the integration period for that detector. The code detector has a nominal integration period of 36 ms. Hence, after about 36 ms of receiving a valid code, the proper status bit (LUP at SR3.5, LDN at SR3.6 and LSPARE at SR3.7) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommend that the software poll the framer every 50 ms to 1000 ms until 5 seconds has elapsed to insure that the code is continuously present.

Register Name: **IBCC**
 Register Description: **In-Band Code Control Register**
 Register Address: **B6H**

Bit #	7	6	5	4	3	2	1	0
Name	TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Receive Down Code Length Definition Bits (RDN0 to RDN2).

RDN2	RDN1	RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	8 / 16 bits

Bits 3 to 5 / Receive Up Code Length Definition Bits (RUP0 to RUP2).

RUP2	RUP1	RUP0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	8 / 16 bits

Bits 6 to 7 / Transmit Code Length Definition Bits (TC0 to TC1).

TC1	TC0	LENGTH SELECTED
0	0	5 bits
0	1	6 bits / 3 bits
1	0	7 bits
1	1	16 bits / 8 bits / 4 bits / 2 bits / 1 bit

Register Name: **TCD1**
 Register Description: **Transmit Code Definition Register 1**
 Register Address: **B7H**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0 / Transmit Code Definition Bit 0 (C0). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 1 / Transmit Code Definition Bit 1 (C1). A Don't Care if a 5 or 6 bit length is selected.

Bit 2 / Transmit Code Definition Bit 2 (C2). A Don't Care if a 5 bit length is selected.

Bit 3 / Transmit Code Definition Bit 3 (C3).

Bit 4 / Transmit Code Definition Bit 4 (C4).

Bit 5 / Transmit Code Definition Bit 5 (C5).

Bit 6 / Transmit Code Definition Bit 6 (C6).

Bit 7 / Transmit Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name: **TCD2**
 Register Description: **Transmit Code Definition Register 2**
 Register Address: **B8H**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Least significant byte of 16 bit codes

Bit 0 / Transmit Code Definition Bit 0 (C0). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 1 / Transmit Code Definition Bit 1 (C1). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 2 / Transmit Code Definition Bit 2 (C2). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 3 / Transmit Code Definition Bit 3 (C3). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 4 / Transmit Code Definition Bit 4 (C4). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 5 / Transmit Code Definition Bit 5 (C5). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 6 / Transmit Code Definition Bit 6 (C6). A Don't Care if a 5, 6 or 7 bit length is selected.

Bit 7 / Transmit Code Definition Bit 7 (C7). A Don't Care if a 5, 6 or 7 bit length is selected.

Register Name: **RUPCD1**
 Register Description: **Receive Up Code Definition Register 1**
 Register Address: **B9H**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Note: Writing this register resets the detector's integration period.

Bit 0 / Receive Up Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Up Code Definition Bit 1 (C1). A Don't Care if a 1 to 6 bit length is selected.

Bit 2 / Receive Up Code Definition Bit 2 (C2). A Don't Care if a 1 to 5 bit length is selected.

Bit 3 / Receive Up Code Definition Bit 3 (C3). A Don't Care if a 1 to 4 bit length is selected.

Bit 4 / Receive Up Code Definition Bit 4 (C4). A Don't Care if a 1 to 3 bit length is selected.

Bit 5 / Receive Up Code Definition Bit 5 (C5). A Don't Care if a 1 or 2 bit length is selected.

Bit 6 / Receive Up Code Definition Bit 6 (C6). A Don't Care if a 1-bit length is selected.

Bit 7 / Receive Up Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name: **RUPCD2**
 Register Description: **Receive Up Code Definition Register 2**
 Register Address: **BAH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Up Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Up Code Definition Bit 1 (C1). A Don't Care if a 1 to 7 bit length is selected.

Bit 2 / Receive Up Code Definition Bit 2 (C2). A Don't Care if a 1 to 7 bit length is selected.

Bit 3 / Receive Up Code Definition Bit 3 (C3). A Don't Care if a 1 to 7 bit length is selected.

Bit 4 / Receive Up Code Definition Bit 4 (C4). A Don't Care if a 1 to 7 bit length is selected.

Bit 5 / Receive Up Code Definition Bit 5 (C5). A Don't Care if a 1 to 7 bit length is selected.

Bit 6 / Receive Up Code Definition Bit 6 (C6). A Don't Care if a 1 to 7 bit length is selected.

Bit 7 / Receive Up Code Definition Bit 7 (C7). A Don't Care if a 1 to 7 bit length is selected.

Register Name: **RDNCD1**
 Register Description: **Receive Down Code Definition Register 1**
 Register Address: **BBH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Note: Writing this register resets the detector's integration period.

Bit 0 / Receive Down Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Down Code Definition Bit 1 (C1). A Don't Care if a 1 to 6 bit length is selected.

Bit 2 / Receive Down Code Definition Bit 2 (C2). A Don't Care if a 1 to 5 bit length is selected.

Bit 3 / Receive Down Code Definition Bit 3 (C3). A Don't Care if a 1 to 4 bit length is selected.

Bit 4 / Receive Down Code Definition Bit 4 (C4). A Don't Care if a 1 to 3 bit length is selected.

Bit 5 / Receive Down Code Definition Bit 5 (C5). A Don't Care if a 1 or 2 bit length is selected.

Bit 6 / Receive Down Code Definition Bit 6 (C6). A Don't Care if a 1-bit length is selected.

Bit 7 / Receive Down Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name: **RDNCD2**
 Register Description: **Receive Down Code Definition Register 2**
 Register Address: **BCH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Down Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Down Code Definition Bit 1 (C1). A Don't Care if a 1 to 7 bit length is selected.

Bit 2 / Receive Down Code Definition Bit 2 (C2). A Don't Care if a 1 to 7 bit length is selected.

Bit 3 / Receive Down Code Definition Bit 3 (C3). A Don't Care if a 1 to 7 bit length is selected.

Bit 4 / Receive Down Code Definition Bit 4 (C4). A Don't Care if a 1 to 7 bit length is selected.

Bit 5 / Receive Down Code Definition Bit 5 (C5). A Don't Care if a 1 to 7 bit length is selected.

Bit 6 / Receive Down Code Definition Bit 6 (C6). A Don't Care if a 1 to 7 bit length is selected.

Bit 7 / Receive Down Code Definition Bit 7 (C7). A Don't Care if a 1 to 7 bit length is selected.

Register Name: **RSCC**
 Register Description: **In-Band Receive Spare Control Register**
 Register Address: **BDH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	RSC2	RSC1	RSC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Receive Spare Code Length Definition Bits (RSC0 to RSC2).

RSC2	RSC1	RSC0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	8 / 16 bits

Bit 3 / Unused, must be set to zero for proper operation

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **RSCD1**
 Register Description: **Receive Spare Code Definition Register 1**
 Register Address: **BEH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Note: Writing this register resets the detector's integration period.

Bit 0 / Receive Spare Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Spare Code Definition Bit 1 (C1). A Don't Care if a 1 to 6 bit length is selected.

Bit 2 / Receive Spare Code Definition Bit 2 (C2). A Don't Care if a 1 to 5 bit length is selected.

Bit 3 / Receive Spare Code Definition Bit 3 (C3). A Don't Care if a 1 to 4 bit length is selected.

Bit 4 / Receive Spare Code Definition Bit 4 (C4). A Don't Care if a 1 to 3 bit length is selected.

Bit 5 / Receive Spare Code Definition Bit 5 (C5). A Don't Care if a 1 or 2 bit length is selected.

Bit 6 / Receive Spare Code Definition Bit 6 (C6). A Don't Care if a 1-bit length is selected.

Bit 7 / Receive Spare Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name: **RSCD2**
 Register Description: **Receive Spare Code Definition Register 2**
 Register Address: **BFH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Spare Code Definition Bit 0 (C0). A Don't Care if a 1 to 7 bit length is selected.

Bit 1 / Receive Spare Code Definition Bit 1 (C1). A Don't Care if a 1 to 7 bit length is selected.

Bit 2 / Receive Spare Code Definition Bit 2 (C2). A Don't Care if a 1 to 7 bit length is selected.

Bit 3 / Receive Spare Code Definition Bit 3 (C3). A Don't Care if a 1 to 7 bit length is selected.

Bit 4 / Receive Spare Code Definition Bit 4 (C4). A Don't Care if a 1 to 7 bit length is selected.

Bit 5 / Receive Spare Code Definition Bit 5 (C5). A Don't Care if a 1 to 7 bit length is selected.

Bit 6 / Receive Spare Code Definition Bit 6 (C6). A Don't Care if a 1 to 7 bit length is selected.

Bit 7 / Receive Spare Code Definition Bit 7 (C7). A Don't Care if a 1 to 7 bit length is selected.

27. BERT FUNCTION

The BERT (Bit Error Rate Tester) Block can generate and detect both pseudorandom and repeating bit patterns. It is used to test and stress data communication links.

The BERT Block is capable of generating and detecting the following patterns:

- the pseudorandom patterns 2E7, 2E11, 2E15, and QRSS
- a repetitive pattern from 1 to 32 bits in length
- alternating (16-bit) words which flip every 1 to 256 words
- Daly pattern

The BERT function is assigned on a per-channel basis for both the transmitter and receiver. This is accomplished by using the special per-channel function described in section 7. Using this function, the BERT pattern can be transmitted and/or received in single or across multiple DS0s, contiguous or broken. Transmit and receive bandwidth assignments are independent of each other.

The BERT receiver has a 32-bit Bit Counter and a 24-bit Error Counter. The BERT receiver will report three events, a change in receive synchronizer status, a bit error being detected, and if either the Bit Counter or the Error Counter overflows. Each of these events can be masked within the BERT function via the BERT Control Register 1 (BC1). If the software detects that the BERT has reported an event, then the software must read the BERT Information Register (BIR) to determine which event(s) has occurred. To activate the BERT Block, the Host must configure the BERT mux via the BIC register.

SR9 contains the status information on the BERT function. The host can be alerted when there is a change of state of the BERT via this register. A major change of state is defined as either a change in the receive synchronization (i.e. the BERT has gone into or out of receive synchronization), a bit error has been detected, or an overflow has occurred in either the Bit Counter or the Error Counter. The Host must read Status Register 9 (SR9) to determine the change of state.

27.1 BERT REGISTER DESCRIPTION

Register Name: **BC1**
Register Description: **BERT Control Register 1**
Register Address: **E0H**

Bit #	7	6	5	4	3	2	1	0
Name	TC	TINV	RINV	PS2	PS1	PS0	LC	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0 / Force Resynchronization (RESYNC). A low to high transition will force the receive BERT synchronizer to resynchronize to the incoming data stream. This bit should be toggled from low to high whenever the host wishes to acquire synchronization on a new pattern. Must be cleared and set again for a subsequent resynchronization.

Bit 1 / Load Bit and Error Counters (LC). A low to high transition latches the current bit and error counts into the registers BBC1/BBC2/BBC3/BBC4 and BEC1/BEC2/BEC3 and clears the internal count. This bit should be toggled from low to high whenever the host wishes to begin a new acquisition period. Must be cleared and set again for a subsequent loads.

Bits 2 to 4 / Pattern Select Bits (PS0 to PS2)

PS2	PS1	PS0	Pattern Definition
0	0	0	Pseudorandom 2E7 – 1
0	0	1	Pseudorandom 2E11 – 1
0	1	0	Pseudorandom 2E15 – 1
0	1	1	Pseudorandom Pattern QRSS. A $2^{20} - 1$ pattern with 14 consecutive zero restriction.
1	0	0	Repetitive Pattern
1	0	1	Alternating Word Pattern
1	1	0	Modified 55 Octet (Daly) Pattern The Daly pattern is a repeating 55 octet pattern that is <u>byte</u> aligned into the active DS0 timeslots. The pattern is defined in a ATIS (Alliance for Telecommunications Industry Solutions) Committee T1 Technical Report Number 25 (November 1993).
1	1	1	Reserved

Bit 5 / Receive Invert Data Enable (RINV).

0 = do not invert the incoming data stream

1 = invert the incoming data stream

Bit 6 / Transmit Invert Data Enable (TINV).

0 = do not invert the outgoing data stream

1 = invert the outgoing data stream

Bit 7 / Transmit Pattern Load (TC). A low to high transition loads the pattern generator with the pattern that is to be generated. This bit should be toggled from low to high whenever the host wishes to load a new pattern. Must be cleared and set again for a subsequent loads.

Register Name: **BC2**
 Register Description: **BERT Control Register 2**
 Register Address: **E1H**

Bit #	7	6	5	4	3	2	1	0
Name	EIB2	EIB1	EIB0	SBE	RPL3	RPL2	RPL1	RPL0
Default	0	0	0	0	0	0	0	0

Bits 0 to 3 / Repetitive Pattern Length Bit 3 (RPL0 to RPL3). RPL0 is the LSB and RPL3 is the MSB of a nibble that describes the how long the repetitive pattern is. The valid range is 17 (0000) to 32 (1111). These bits are ignored if the receive BERT is programmed for a pseudorandom pattern. To create repetitive patterns less than 17 bits in length, the user must set the length to an integer number of the desired length that is less than or equal to 32. For example, to create a 6 bit pattern, the user can set the length to 18 (0001) or to 24 (0111) or to 30 (1101).

Length	RPL3	RPL2	RPL1	RPL0
17 Bits	0	0	0	0
18 Bits	0	0	0	1
19 Bits	0	0	1	0
20 Bits	0	0	1	1
21 Bits	0	1	0	0
22 Bits	0	1	0	1
23 Bits	0	1	1	0
24 Bits	0	1	1	1
25 Bits	1	0	0	0
26 Bits	1	0	0	1
27 Bits	1	0	1	0
28 Bits	1	0	1	1
29 Bits	1	1	0	0
30 Bits	1	1	0	1
31 Bits	1	1	1	0
32 Bits	1	1	1	1

Bit 4 / Single Bit Error Insert (SBE). A low to high transition will create a single bit error. Must be cleared and set again for a subsequent bit error to be inserted.

Bits 5 to 7 / Error Insert Bits 0 to 2 (EIB0 to EIB2). Will automatically insert bit errors at the prescribed rate into the generated data pattern. Can be used for verifying error detection features.

EIB2	EIB1	EIB0	Error Rate Inserted
0	0	0	No errors automatically inserted
0	0	1	10E-1
0	1	0	10E-2
0	1	1	10E-3
1	0	0	10E-4
1	0	1	10E-5
1	1	0	10E-6
1	1	1	10E-7

Register Name: **BIC**
 Register Description: **Bert Interface Control Register**
 Register Address: **EAH**

Bit #	7	6	5	4	3	2	1	0
Name	-	RFUS	-	TBAT	TFUS	-	BERTDIR	BERTEN
Default	0	0	0	0	0	0	0	0

Bit 0 / BERT enable (BERTEN).

0 = BERT disabled.

1 = BERT enabled.

Bit 1 / BERT Direction (BERTDIR).

0 = Network

1 = System

Bit 2 / Unused, must be set to zero for proper operation

Bit 3 / Transmit Framed/Unframed Select (TFUS). For T1 mode only

0 = BERT will not source data into the F-bit position (framed)

1 = BERT will source data into the F-bit position (unframed)

Bit 4 / Transmit Byte Align Toggle (TBAT). A zero to one transition will force the BERT to byte align it's pattern with the transmit formatter. This bit must be transitioned in order to byte align the Daly Pattern.

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Receive Framed/Unframed Select (RFUS). For T1 mode only

0 = BERT will not sample data from the F-bit position (framed)

1 = BERT will sample data from the F-bit position (unframed)

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **SR9**
 Register Description: **Status Register 9**
 Register Address: **26H**

Bit #	7	6	5	4	3	2	1	0
Name	-	BBED	BBCO	BECO	BRA1	BRA0	BRLOS	BSYNC
Default	0	0	0	0	0	0	0	0

Bit 0 / BERT in Synchronization Condition (BSYNC). Will be set when the incoming pattern matches for 32 consecutive bit positions. Refer to BSYNC in INFO2 register for a real time version of this bit.

Bit 1 / BERT Receive Loss Of Synchronization Condition (BRLOS). A latched bit which is set whenever the receive BERT begins searching for a pattern. The BERT will lose sync after receiving 6 errored bits out of 63 bits. Once synchronization is achieved, this bit will remain set until read.

Bit 2 / BERT Receive All Zeros Condition (BRA0). A latched bit which is set when 32 consecutive zeros are received. Allowed to be cleared once a one is received.

Bit 3 / BERT Receive All Ones Condition (BRA1). A latched bit which is set when 32 consecutive ones are received. Allowed to be cleared once a zero is received.

Bit 4 / BERT Error Counter Overflow (BECO) Event (BECO). A latched bit which is set when the 24-bit BERT Error Counter (BEC) overflows. Cleared when read and will not be set again until another overflow occurs.

Bit 5 / BERT Bit Counter Overflow Event (BBCO). A latched bit which is set when the 32-bit BERT Bit Counter (BBC) overflows. Cleared when read and will not be set again until another overflow occurs.

Bit 6 / BERT Bit Error Detected (BED) Event (BBED). A latched bit which is set when a bit error is detected. The receive BERT must be in synchronization for it detect bit errors. Cleared when read.

Register Name: **IMR9**
 Register Description: **Interrupt Mask Register 9**
 Register Address: **27H**

Bit #	7	6	5	4	3	2	1	0
Name	-	BBED	BBCO	BECO	BRA1	BRA0	BRLOS	BSYNC
Default	0	0	0	0	0	0	0	0

Bit 0 / BERT in Synchronization Condition (BSYNC).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 1 / Receive Loss Of Synchronization Condition (BRLOS)

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 2 / Receive All Zeros Condition (BRA0).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 3 / Receive All Ones Condition (BRA1).

0 = interrupt masked

1 = interrupt enabled – interrupts on rising and falling edges

Bit 4 / BERT Error Counter Overflow Event (BECO).

0 = interrupt masked

1 = interrupt enabled

Bit 5 / BERT Bit Counter Overflow Event (BBCO).

0 = interrupt masked

1 = interrupt enabled

Bit 6 / Bit Error Detected Event (BBED).

0 = interrupt masked

1 = interrupt enabled

BERT Alternating Word Count Rate. When the BERT is programmed in the alternating word mode, the words will repeat for the count loaded into this register then flip to the other word and again repeat for the number of times loaded into this register

Register Name: **BAWC**
 Register Description: **BERT Alternating Word Count Rate**
 Register Address: **DBH**

Bit #	7	6	5	4	3	2	1	0
Name	ACNT7	ACNT6	ACNT5	ACNT4	ACNT3	ACNT2	ACNT1	ACNT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Alternating Word Count Rate Bits 0 to 7 (ACNT0 to ACNT7). ACNT0 is the LSB of the 8-bit Alternating Word Count Rate counter.

.

27.2 BERT Repetitive Pattern Set

These registers must be properly loaded for the BERT to generate and synchronize to a repetitive pattern, a pseudorandom pattern, alternating word pattern, or a Daly pattern. For a repetitive pattern that is less than 32 bits, then the pattern should be repeated so that all 32 bits are used to describe the pattern. For example if the pattern was the repeating 5-bit pattern ...01101... (where the right most bit is the one sent first and received first) then BRP1 should be loaded with ADh, BRP2 with B5h, BRP3 with D6h, and BRP4 should be loaded with 5Ah. For a pseudorandom pattern, all four registers should be loaded with all ones (i.e. xFF). For an alternating word pattern, one word should be placed into BRP1 and BRP2 and the other word should be placed into BRP3 and BRP4. For example, if the DDS stress pattern "7E" is to be described, the user would place 00h in BRP1, 00h in BRP2, 7Eh in BRP3, and 7Eh in BRP4 and the alternating word counter would be set to 50 (decimal) to allow 100 bytes of 00h followed by 100 bytes of 7Eh to be sent and received.

Register Name: **BRP1**
Register Description: **BERT Repetitive Pattern Set Register 1**
Register Address: **DCH**

Bit #	7	6	5	4	3	2	1	0
Name	RPAT7	RPAT6	RPAT5	RPAT4	RPAT3	RPAT2	RPAT1	RPAT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Repetitive Pattern Set Bits 0 to 7 (RPAT0 to RPAT7). RPAT0 is the LSB of the 32-bit Repetitive Pattern Set

Register Name: **BRP2**
Register Description: **BERT Repetitive Pattern Set Register 2**
Register Address: **DDH**

Bit #	7	6	5	4	3	2	1	0
Name	RPAT15	RPAT14	RPAT13	RPAT12	RPAT11	RPAT10	RPAT9	RPAT8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Repetitive Pattern Set Bits 8 to 15 (RPAT8 to RPAT15).

Register Name: **BRP3**
 Register Description: **BERT Repetitive Pattern Set Register 3**
 Register Address: **DEH**

Bit #	7	6	5	4	3	2	1	0
Name	RPAT23	RPAT22	RPAT21	RPAT20	RPAT19	RPAT18	RPAT17	RPAT16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Repetitive Pattern Set Bits 16 to 23 (RPAT16 to RPAT23).

Register Name: **BRP4**
 Register Description: **BERT Repetitive Pattern Set Register 4**
 Register Address: **DFH**

Bit #	7	6	5	4	3	2	1	0
Name	RPAT31	RPAT30	RPAT29	RPAT28	RPAT27	RPAT26	RPAT25	RPAT24
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Repetitive Pattern Set Bits 24 to 31 (RPAT24 to RPAT31). RPAT31 is the LSB of the 32-bit Repetitive Pattern Set

27.3 BERT Bit Counter

Once BERT has achieved synchronization, this 32-bit counter will increment for each data bit (i.e. clock) received. Toggling the LC control bit in BC0 can clear this counter. This counter saturates when full and will set the BBCO status bit.

Register Name: **BBC1**
Register Description: **BERT Bit Count Register 1**
Register Address: **E3H**

Bit #	7	6	5	4	3	2	1	0
Name	BBC7	BBC6	BBC5	BBC4	BBC3	BBC2	BBC1	BBC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Bit Counter Bits 0 to 7 (BBC0 to BBC7). BBC0 is the LSB of the 32-bit counter.

Register Name: **BBC2**
Register Description: **BERT Bit Count Register 2**
Register Address: **E4H**

Bit #	7	6	5	4	3	2	1	0
Name	BBC15	BBC14	BBC13	BBC12	BBC11	BBC10	BBC9	BBC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Bit Counter Bits 8 to 15 (BBC8 to BBC15).

Register Name: **BBC3**
Register Description: **BERT Bit Count Register 3**
Register Address: **E5H**

Bit #	7	6	5	4	3	2	1	0
Name	BBC23	BBC22	BBC21	BBC20	BBC19	BBC18	BBC17	BBC16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Bit Counter Bits 16 to 23 (BBC16 to BBC23).

Register Name: **BBC4**
 Register Description: **BERT Bit Count Register 4**
 Register Address: **E6H**

Bit #	7	6	5	4	3	2	1	0
Name	BBC31	BBC30	BBC29	BBC28	BBC27	BBC26	BBC25	BBC24
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / BERT Bit Counter Bits 24 to 31 (BBC24 to BBC31). BBC31 is the MSB of the 32-bit counter.

27.4 BERT Error Counter

Once BERT has achieved synchronization, this 24-bit counter will increment for each data bit received in error. Toggling the LC control bit in BC0 can clear this counter. This counter saturates when full and will set the BECO status bit.

Register Name: **BEC1**
Register Description: **BERT Error Count Register 1**
Register Address: **E7H**

Bit #	7	6	5	4	3	2	1	0
Name	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Error Counter Bits 0 to 7 (EC0 to EC7). EC0 is the LSB of the 24-bit counter.

Register Name: **BEC2**
Register Description: **BERT Error Count Register 2**
Register Address: **E8H**

Bit #	7	6	5	4	3	2	1	0
Name	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Error Counter Bits 8 to 15 (EC8 to EC15).

Register Name: **BEC3**
Register Description: **BERT Error Count Register 3**
Register Address: **E9H**

Bit #	7	6	5	4	3	2	1	0
Name	EC23	EC22	EC21	EC20	EC19	EC18	EC17	EC16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Error Counter Bits 16 to 23 (EC16 to EC23). EC23 is the MSB of the 24-bit counter.

28. PAYLOAD ERROR INSERTION FUNCTION

An error insertion function is available in the DS2155 and is used to create errors in the payload portion of the T1 frame in the transmit path. Errors can be inserted over the entire frame or on a per-channel basis. The user may select all DS0s or any combination of DS0s. See section 7 for information on using the per-channel function. Errors are created by inverting the last bit in the count sequence. For example if the error rate 1 in 16 is selected, the 16th bit is inverted. F-bits are excluded from the count and are never corrupted. Error rate changes occur on frame boundaries. Error insertion options include continuous and absolute number with both options supporting selectable insertion rates.

Table 28-1 **TRANSMIT ERROR INSERTION SETUP SEQUENCE**

Step	Action
1.	Enter desired error rate in the ERC register. Note: If ER3 through ER0 = 0, no errors will be generated even if the constant error insertion feature is enabled.
2A.	For constant error insertion set CE = 1 (ERC.4).
or	
2B.	For a defined number of errors: - Set CE = 0 (ERC.4) - Load NOE1 & NOE2 with the number of errors to be inserted - Toggle WNOE (ERC.7) from 0 to 1, to begin error insertion

Register Name: **ERC**
 Register Description: **Error Rate Control Register**
 Register Address: **EBH**

Bit #	7	6	5	4	3	2	1	0
Name	WNOE	-	-	CE	ER3	ER2	ER1	ER0
Default	0	0	0	0	0	0	0	0

Bits 0 to 3 / Error Insertion Rate Select Bits (ER0 to ER3).

ER3	ER2	ER1	ER0	Error Rate
0	0	0	0	No errors inserted
0	0	0	1	1 in 16
0	0	1	0	1 in 32
0	0	1	1	1 in 64
0	1	0	0	1 in 128
0	1	0	1	1 in 256
0	1	1	0	1 in 512
0	1	1	1	1 in 1024
1	0	0	0	1 in 2048
1	0	0	1	1 in 4096
1	0	1	0	1 in 8192
1	0	1	1	1 in 16384
1	1	0	0	1 in 32768
1	1	0	1	1 in 65536
1	1	1	0	1 in 131072
1	1	1	1	1 in 262144

Bit 4 / Constant Errors (CE). When this bit is set high (and the ER0 to ER3 bits are not set to 0000), the error insertion logic will ignore the Number Of Error registers (NOE1, NOE2) and generate errors constantly at the selected insertion rate. When CE is set to zero, the NOEx registers determine how many errors are to be inserted.

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Write NOE Registers (WNOE). If the Host wishes to update to the NOEx registers, this bit must be toggled from a zero to a one after the Host has already loaded the prescribed error count into the NOEx registers. The toggling of this bit causes the error count loaded into the NOEx registers to be loaded into the error insertion circuitry on the next clock cycle. Subsequent updates require that the WNOE bit be set to zero and then one once again.

28.1 Number Of Errors Registers

The Number Of Error registers determines how many errors will be generated. Up to 1023 errors can be generated. The Host will load the number of errors to be generated into the NOE1 and NOE2 registers. The Host can also update the number of errors to be created by first loading the prescribed value into the NOE registers and then toggling the WNOE bit in the Error Rate Control registers.

Table 28-2 **ERROR INSERTION EXAMPLES**

Value	Write	Read
000h	Do not create any errors	No errors left to be inserted
001h	Create a single error	1 error left to be inserted
002h	Create 2 errors	2 errors left to be inserted
3FFh	Create 1023 errors	1023 errors left to be inserted

Register Name: **NOE1**
 Register Description: **Number Of Errors 1**
 Register Address: **ECH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7 / Number of Errors Counter Bits 0 to 7 (C0 to C7). Bit C0 is the LSB of the 10-bit counter.

Register Name: **NOE2**
 Register Description: **Number Of Errors 2**
 Register Address: **EDH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	C9	C8
Default	0	0	0	0	0	0	0	0

Bits 0 to 1 / Number of Errors Counter Bits 8 to 9 (C8 to C9). Bit C9 is the MSB of the 10-bit counter.

28.1.1 Number Of Errors Left Register

The Host can read the NOELx registers at any time to determine how many errors are left to be inserted.

Register Name: **NOEL1**
 Register Description: **Number Of Errors Left 1**
 Register Address: **EEH**

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Number of Errors Left Counter Bits 0 to 7 (C0 to C7). Bit C0 is the LSB of the 10-bit counter.

Register Name: **NOEL2**
 Register Description: **Number Of Errors Left 2**
 Register Address: **EFH**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	C9	C8
Default	0	0	0	0	0	0	0	0

Bits 0 to 1 / Number of Errors Left Counter Bits 8 to 9 (C8 to C9). Bit C9 is the MSB of the 10-bit counter.

29. INTERLEAVED PCM BUS OPERATION

In many architectures, the PCM outputs of individual framers are combined into higher speed PCM buses to simplify transport across the system backplane. The DS2155 can be configured to allow PCM data to be multiplexed into higher speed buses eliminating external hardware, saving board space and cost. The DS2155 can be configured for channel or frame interleave.

The interleaved PCM bus option (IBO) supports three bus speeds. The 4.096 MHz bus speed allows two PCM data streams to share a common bus. The 8.192 MHz bus speed allows four PCM data streams to share a common bus. The 16.384 MHz bus speed allows 8 PCM data streams to share a common bus. See Figure 29-1 for an example of 4 transceivers sharing a common 8.192MHz PCM bus. The receive elastic stores of each transceiver must be enabled. Via the IBO register the user can configure each transceiver for a specific bus position. For all IBO bus configurations each transceiver is assigned an exclusive position in the high speed PCM bus. The 8kHz frame sync can be generated from the system backplane or from the first device on the bus. All other devices on the bus must have their frame syncs configured as inputs. Relative to this common frame sync, the devices will await their turn to drive or sample the bus according to the settings of the DA0, DA1 and DA2 bits of the IBOC register.

29.1 Channel Interleave

In channel interleave mode data is output to the PCM Data Out bus one channel at a time from each of the connected DS2155s until all channels of frame n from each DS2155 has been placed on the bus. This mode can be used even when the DS2155s are operating asynchronous to each other. The elastic stores will manage slip conditions. See Figure 36-11 for details.

29.2 Frame Interleave

In frame interleave mode data is output to the PCM Data Out bus one frame at a time from each of the DS2155s. This mode is used only when all connected DS2155s are operating in a synchronous fashion (all inbound T1 or E1 lines are synchronous) and are synchronous with the system clock (system clock derived from T1 or E1 line). In this mode, slip conditions are not allowed. See Figure 36-12 for details.

Register Name: **IBOC**
 Register Description: **Interleave Bus Operation Control Register**
 Register Address: **C5H**

Bit #	7	6	5	4	3	2	1	0
Name	-	IBS1	IBS0	IBOSEL	IBOEN	DA2	DA1	DA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Device Assignment bits (DA0 to DA2).

DA2	DA1	DA0	Device Position
0	0	0	1 st Device on bus
0	0	1	2 nd Device on bus
0	1	0	3 rd Device on bus
0	1	1	4 th Device on bus
1	0	0	5 th Device on bus
1	0	1	6 th Device on bus
1	1	0	7 th Device on bus
1	1	1	8 th Device on bus

Bit 3 / Interleave Bus Operation Enable (IBOEN).

0 = Interleave Bus Operation disabled.

1 = Interleave Bus Operation enabled.

Bit 4 / Interleave Bus Operation Select (IBOSEL). This bit selects channel or frame interleave mode.

0 = Channel Interleave


1 = Frame Interleave

Bits 5 to 6 / IBO Bus Size bit 1 (IBS0 to IBS1). Indicates how many devices on the bus.

IBS1	IBS0	Bus Size
0	0	2 Devices on bus
0	1	4 Devices on bus
1	0	8 Devices on bus
1	1	Reserved for future use

Bit 7 / Unused, must be set to zero for proper operation

Figure 29-1 IBO EXAMPLE




30. EXTENDED SYSTEM INFORMATION BUS (ESIB)

The ESIB allows up to eight DS2155s to share an 8 bit CPU bus for the purpose of reporting alarms and interrupt status as a group. With a single bus read, the host can be updated with alarm or interrupt status from all members of the group. There are two control registers, ESIBCR1 and ESIBCR2, and four information registers, ESIB1, ESIB2, ESIB3 and ESIB4. As an example, 8 DS2155s can be grouped into an ESIB group. A single read of the ESIB1 register of ANY member of the group will yield the interrupt status of all 8 DS2155s. Therefore the host can determine which device or devices are causing an interrupt without polling all eight devices. Via ESIB2 the host can gather synchronization status on all members of the group. ESIB3 and ESIB4 can be programmed to report various alarms on a device by device basis.

There are three device pins involved in forming a ESIB group. These are ESIBS0, ESIBS1 and ESIBRD. A 10K pull-up resistor must be provided on ESIBS0, ESIBS1 and ESIBRD.

Figure 30-1 ESIB GROUP OF 4 DS2155s



Register Name: **ESIBCR1**
 Register Description: **Extended System Information Bus Control Register 1**
 Register Address: **B0H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	ESIBSEL2	ESIBSEL1	ESIBSEL0	ESIEN
Default	0	0	0	0	0	0	0	0

Bit 0 / Extended System Information Bus Enable (ESIEN).

0 = Disabled.
 1 = Enabled.

Bits 1 to 3 / Output Data Bus Line Select (ESIBSEL0 to ESIBSEL2). These bits tell the DS2155 what data bus bit to output the ESIB data on when one of the ESIB information registers is accessed. Each member of the ESIB group must have a unique bit selected.

ESIBSEL2	ESIBSEL1	ESIBSEL0	Bus Bit Driven
0	0	0	AD0
0	0	1	AD1
0	1	0	AD2
0	1	1	AD3
1	0	0	AD4
1	0	1	AD5
1	1	0	AD6
1	1	1	AD7

Bit 4 / **Unused, must be set to zero for proper operation**

Bit 5 / **Unused, must be set to zero for proper operation**

Bit 6 / **Unused, must be set to zero for proper operation**

Bit 7 / **Unused, must be set to zero for proper operation**

Register Name: **ESIBCR2**
 Register Description: **Extended System Information Bus Control Register 2**
 Register Address: **B1H**

Bit #	7	6	5	4	3	2	1	0
Name	-	ESI4SEL2	ESI4SEL1	ESI4SEL0	-	ESI3SEL2	ESI3SEL1	ESI3SEL0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2 / Address ESI3 Data Output Select (ESI3SEL0 to ESI3SEL2). These bits select what status is to be output when the DS2155 decodes an ESI3 address during a bus read operation.

ESI3SEL2	ESI3SEL1	ESI3SEL0	Status Output (T1 Mode)	Status Output (E1 Mode)
0	0	0	RBL	RUA1
0	0	1	RYEL	RRA
0	1	0	LUP	RDMA
0	1	1	LDN	V52LNK
1	0	0	SIGCHG	SIGCHG
1	0	1	ESSLIP	ESSLIP
1	1	0		
1	1	1		

Bit 3 / Unused, must be set to zero for proper operation

Bits 4 to 6 / Address ESI4 Data Output Select (ESI4SEL0 to ESI4SEL2). These bits select what status is to be output when the DS2155 decodes an ESI4 address during a bus read operation.

ESI4SEL2	ESI4SEL1	ESI4SEL0	Status Output (T1 Mode)	Status Output (E1 Mode)
0	0	0	RBL	RUA1
0	0	1	RYEL	RRA
0	1	0	LUP	RDMA
0	1	1	LDN	V52LNK
1	0	0	SIGCHG	SIGCHG
1	0	1	ESSLIP	ESSLIP
1	1	0		
1	1	1		

Bit 7 / Unused, must be set to zero for proper operation

Register Name: **ESIB1**
 Register Description: **Extended System Information Bus Register 1**
 Register Address: **B2H**

Bit #	7	6	5	4	3	2	1	0
Name	DISn	DISn	DISn	DISn	DISn	DISn	DISn	DISn
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Device Interrupt Status (DISn). Causes all devices participating in the ESIB group to output their interrupt status on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR1 register.

Register Name: **ESIB2**
 Register Description: **Extended System Information Bus Register 2**
 Register Address: **B3H**

Bit #	7	6	5	4	3	2	1	0
Name	DRLOSn	DRLOSn	DRLOSn	DRLOSn	DRLOSn	DRLOSn	DRLOSn	DRLOSn
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / Device Receive Loss of Sync (DRLOSn). Causes all devices participating in the ESIB group to output their frame synchronization status on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR1 register.

Register Name: **ESIBR3**
 Register Description: **Extended System Information Bus Register 3**
 Register Address: **B4H**

Bit #	7	6	5	4	3	2	1	0
Name	UST1n	UST1n	UST1n	UST1n	UST1n	UST1n	UST1n	UST1n
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / User Selected Status 1 (UST1n). Causes all devices participating in the ESIB group to output status or alarms as selected by the ESI3SEL0 to ESI3SEL2 bits in the ESIBCR2 configuration register on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR2 register

Register Name: **ESIBR4**
 Register Description: **Extended System Information Bus Register 4**
 Register Address: **B5H**

Bit #	7	6	5	4	3	2	1	0
Name	UST2n	UST2n	UST2n	UST2n	UST2n	UST2n	UST2n	UST2n
Default	0	0	0	0	0	0	0	0

Bits 0 to 7 / User Selected Status 2 (UST2n). Causes all devices participating in the ESIB group to output status or alarms as selected by the ESI4SEL0 to ESI4SEL2 bits in the ESIBCR2 configuration register on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR2 register

31. PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER

The DS2155 contains an on-chip clock synthesizer that generates a user selectable clock referenced to the recovered receive clock (RCLK). The synthesizer uses a phase locked loop to generate low jitter clocks. Common applications include generation of port and back plane system clocks.

Register Name: **CCR2**
 Register Description: **Common Control Register 2**
 Register Address: **71H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	BPCS1	BPCS0	BPEN
Default	0	0	0	0	0	0	0	0

Bit 0 / Back Plane Clock Enable (BPEN).

0 = Disable BPCLK pin (Pin held at logic 0)

1 = Enable BPCLK pin

Bits 1 to 2 / Back Plane Clock Selects (BPCS0, BPCS1).

BPCS1	BPCS0	BPCLK FREQUENCY
0	0	16.384MHz
0	1	8.192MHz
1	0	4.096MHz
1	1	2.048MHz

Bit 3 / Unused, must be set to zero for proper operation

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

32. FRACTIONAL T1/E1 SUPPORT

The DS2155 can be programmed to output gapped clocks for selected channels in the receive and transmit paths to simplify connections into a USART or LAPD controller in Fractional T1/E1 or ISDN-PRI applications. This is accomplished by assigning an alternate function to the RCHCLK and TCHCLK pins. When the gapped clock feature is enabled, a gated clock is output on the RCHCLK and/or TCHCLK pins. The channel selection is controlled via the special per-channel control registers. See section 7 for details on the using this per-channel feature. No clock is generated at the F-bit position. The receive and transmit paths have independent enables. Channel formats supported include 56KBps and 64KBps.

When 56KBps mode is selected, the clock corresponding to the Data/Control bit in the channel is omitted. Only the seven most significant bits of the channel have clocks.

Register Name: **CCR3**
Register Description: **Common Control Register 3**
Register Address: **72H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	TDATFMT	TGPCKEN	RDATFMT	RGPKEN
Default	0	0	0	0	0	0	0	0

Bit 0 / Receive Gapped Clock Enable (RGPKEN).

- 0 = RCHCLK functions normally
- 1 = Enable gapped bit clock output on RCHCLK

Bit 1 / Receive Channel Data Format (RDATFMT).

- 0 = 64KBps (data contained in all 8 bits)
- 1 = 56KBps (data contained in 7 out of the 8 bits)

Bit 2 / Transmit Gapped Clock Enable (TGPCKEN).

- 0 = TCHCLK functions normally
- 1 = Enable gapped bit clock output on TCHCLK

Bit 3 / Transmit Channel Data Format (TDATFMT).

- 0 = 64KBps (data contained in all 8 bits)
- 1 = 56KBps (data contained in 7 out of the 8 bits)

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

33. USER PROGRAMMABLE OUTPUT PINS

The DS2155 provides four user programmable output pins. The pins are automatically cleared to zero at power-up or as a reset of an hardware or software issued reset.

Register Name: **CCR4**
 Register Description: **Common Control Register 4**
 Register Address: **73H**

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	UOP3	UOP2	UOP1	UOP0
Default	0	0	0	0	0	0	0	0

Bit 0 / User Defined Output 0 (UOP0).

0 = logic 0 level at pin

1 = logic 1 level at pin

Bit 1 / User Defined Output 1 (UOP1).

0 = logic 0 level at pin

1 = logic 1 level at pin

Bit 2 / User Defined Output 2 (UOP2).

0 = logic 0 level at pin

1 = logic 1 level at pin

Bit 3 / User Defined Output 3 (UOP3).

0 = logic 0 level at pin

1 = logic 1 level at pin

Bit 4 / Unused, must be set to zero for proper operation

Bit 5 / Unused, must be set to zero for proper operation

Bit 6 / Unused, must be set to zero for proper operation

Bit 7 / Unused, must be set to zero for proper operation

34. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT

34.1 Description

The DS2155 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. See Figure 34-1 JTAG FUNCTIONAL BLOCK DIAGRAM. The DS2155 contains the following as required by IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture.

Test Access Port (TAP)

TAP Controller

Instruction Register

Bypass Register


Boundary Scan Register

Device Identification Register

The DS2155 is pin-compatible with DS2152, DS21x52 (T1) and DS2154, DS21x54 (E1) family of SCTs. The JTAG feature uses pins that had no function in the DS2152 and DS2154. Details on Boundary Scan Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

The Test Access Port has the necessary interface pins; JTRST, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details.

Figure 34-1 JTAG FUNCTIONAL BLOCK DIAGRAM



TAP Controller State Machine

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. See Figure 34-2.

Test-Logic-Reset

Upon power up, the TAP Controller will be in the Test-Logic-Reset state. The Instruction register will contain the IDCODE instruction. All system logic of the device will operate normally.

Run-Test-Idle

The Run-Test-Idle is used between scan operations or during specific tests. The Instruction register and test registers will remain idle.

Select-DR-Scan

All test registers retain their previous state. With JTMS LOW, a rising edge of JTCLK moves the controller into the Capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the Select-IR-Scan state.

Capture-DR

Data may be parallel-loaded into the test data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register will remain at its current value. On the rising edge of JTCLK, the controller will go to the Shift-DR state if JTMS is LOW or it will go to the Exit1-DR state if JTMS is HIGH.

Shift-DR

The test data register selected by the current instruction will be connected between JTDI and JTDO and will shift data one stage towards its serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it will maintain its previous state.

Exit1-DR

While in this state, a rising edge on JTCLK will put the controller in the Update-DR state, which terminates the scanning process, if JTMS is HIGH. A rising edge on JTCLK with JTMS LOW will put the controller in the Pause-DR state.

Pause-DR

Shifting of the test registers is halted while in this state. All test registers selected by the current instruction will retain their previous state. The controller will remain in this state while JTMS is LOW. A rising edge on JTCLK with JTMS HIGH will put the controller in the Exit2-DR state.

Exit2-DR

A rising edge on JTCLK with JTMS HIGH while in this state will put the controller in the Update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS LOW will enter the Shift-DR state.

Update-DR

A falling edge on JTCLK while in the Update-DR state will latch the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register.

Select-IR-Scan

All test registers retain their previous state. The instruction register will remain unchanged during this state. With JTMS LOW, a rising edge on JTCLK moves the controller into the Capture-IR state and will initiate a scan sequence for the instruction register. JTMS HIGH during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

Capture-IR

The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the Exit1-IR state. If JTMS is LOW on the rising edge of JTCLK, the controller will enter the Shift-IR state.

Shift-IR

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel register, as well as all test registers, remain at their previous states. A rising edge on JTCLK with JTMS HIGH will move the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS LOW will keep the controller in the Shift-IR state while moving data one stage thorough the instruction shift register.

Exit1-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the Pause-IR state. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the Update-IR state and terminate the scanning process.

Pause-IR

Shifting of the instruction shift register is halted temporarily. With JTMS HIGH, a rising edge on JTCLK will put the controller in the Exit2-IR state. The controller will remain in the Pause-IR state if JTMS is LOW during a rising edge on JTCLK.


Exit2-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the Update-IR state. The controller will loop back to Shift-IR if JTMS is HIGH during a rising edge of JTCLK in this state.

Update-IR

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS LOW, will put the controller in the Run-Test-Idle state. With JTMS HIGH, the controller will enter the Select-DR-Scan state.

Figure 34-2 TAP CONTROLLER STATE DIAGRAM



34.2 Instruction Register

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register will be connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS LOW will shift the data one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS HIGH will move the controller to the Update-IR state. The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions supported by the DS2155 and its respective operational binary codes are shown in Table 19-1.

Table 34-1 INSTRUCTION CODES FOR IEEE 1149.1 ARCHITECTURE

Instruction	Selected Register	Instruction Codes
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Bypass	011
HIGHZ	Bypass	100
IDCODE	Device Identification	001

34.2.1 SAMPLE/PRELOAD

This is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the boundary scan register via JTDI using the Shift-DR state.

34.2.2 BYPASS

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

34.2.3 EXTEST

This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins will be driven. The boundary scan register will be connected between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.

34.2.4 CLAMP

All digital outputs of the device will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

34.2.5 HIGHZ

All digital outputs of the device will be placed in a high impedance state. The BYPASS register will be connected between JTDI and JTDO.

34.2.6 IDCODE

When the IDCODE instruction is latched into the parallel instruction register, the identification test register is selected. The device identification code will be loaded into the identification register on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a '1' in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version. See Table 34-2. Table 34-3 lists the device ID codes for the SCT devices.

Table 34-2 ID CODE STRUCTURE

MSB			LSB
Version	Device ID	JEDEC	1
Contact Factory			
4 bits	16bits	00010100001	1

Table 34-3 DEVICE ID CODES

DEVICE	16-BIT ID
DS2155	0010h
DS21354	0005h
DS21554	0003h
DS21352	0004h
DS21552	0002h

34.3 Test Registers

IEEE 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register. An optional test register has been included with the DS2155 design. This test register is the identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

34.4 Boundary Scan Register

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is n bits in length. See Table 34-4 for all of the cell bit locations and definitions.

34.5 Bypass Register

This is a single one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions which provides a short path between JTDI and JTDO.

34.6 Identification Register

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state. See Table 34-2 and Table 34-3 for more information on bit usage.

Table 34-4 **BOUNDARY SCAN CONTROL BITS**

BIT	PIN	SYMBOL	TYPE	CONTROL BIT DESCRIPTION
2	1	RCHBLK	O	
	2	JTMS	I	
1	3	BPCLK	O	
	4	JTCLK	I	
	5	JTRST	I	
0	6	RCL	O	
	7	JTDI	I	
77	8	UOP0	O	
76	9	UOP1	O	
	10	JTDO	O	
75	11	BTS	I	
74	12	LIUC	I	
73	13	8XCLK	O	
72	14	TSTRST	I	
71	15	UOP2	O	
	16	RTIP	I	
	17	RRING	I	
	18	RVDD	–	
	19	RVSS	–	
	20	RVSS	–	
	21	MCLK	I	
	22	XTALD	O	
70	23	UOP3	O	
	24	RVSS	–	
69	25	INT	O	
	26	N/C	–	
	27	N/C	–	
	28	N/C	–	
	29	TTIP	O	
	30	TVSS	–	
	31	TVDD	–	
	32	TRING	O	
68	33	TCHBLK	O	
67	34	TLCLK	O	
66	35	TLINK	I	
65	-	ESIBS0.cntl	-	0 = ESIBS0 is an input 1 = ESIBS0 is an output
64	36	ESIBS0	I/O	
63	–	TSYNC.cntl	–	0 = TSYNC is an input 1 = TSYNC is an output
62	37	TSYNC	I/O	
61	38	TPOSI	I	
60	39	TNEGI	I	
59	40	TCLKI	I	

BIT	PIN	SYMBOL	TYPE	CONTROL BIT DESCRIPTION
58	41	TCLKO	O	
57	42	TNEGO	O	
56	43	TPOSO	O	
	44	DVDD	–	
	45	DVSS	–	
55	46	TCLK	I	
54	47	TSER	I	
53	48	TSIG	I	
52	49	TESO	O	
51	50	TDATA	I	
50	51	TSYSCLK	I	
49	52	TSSYNC	I	
48	53	TCHCLK	O	
47	-	ESIBS1.cntl	-	0 = ESIBS1 is an input 1 = ESIBS1 is an output
46	54	ESIBS1	I/O	
45	55	MUX	I	
44	–	BUS.cntl	–	0 = D0-D7/AD0-AD7 are inputs 1 = D0-D7/AD0-AD7 are outputs
43	56	D0/AD0	I/O	
42	57	D1/AD1	I/O	
41	58	D2/AD2	I/O	
40	59	D3/AD3	I/O	
	60	DVSS	–	
	61	DVDD	–	
39	62	D4/AD4	I/O	
38	63	D5/AD5	I/O	
37	64	D6/AD6	I/O	
36	65	D7/AD7	I/O	
35	66	A0	I	
34	67	A1	I	
33	68	A2	I	
32	69	A3	I	
31	70	A4	I	
30	71	A5	I	
29	72	A6	I	
28	73	ALE(AS)/A7	I	
27	74	RD*(DS*)	I	
26	75	CS*	I	
25	-	ESIBRD.cntl	-	0 = ESIBRD is an input 1 = ESIBRD is an output
24	76	ESIBRD	I/O	
23	77	WR*(R/W*)	I	
22	78	RLINK	O	
21	79	RLCLK	O	
	80	DVSS	–	
	81	DVDD		
20	82	RCLK	O	

BIT	PIN	SYMBOL	TYPE	CONTROL BIT DESCRIPTION
	83	DVDD	–	
	84	DVSS	–	
19	85	RDATA	O	
18	86	RPOSI	I	
17	87	RNEGI	I	
16	88	RCLKI	I	
15	89	RCLKO	O	
14	90	RNEGO	O	
13	91	RPOSO	O	
12	92	RCHCLK	O	
11	93	RSIGF	O	
10	94	RSIG	O	
9	95	RSER	O	
8	96	RMSYNC	O	
7	97	RFSYNC	O	
6	–	RSYNC.cntl	–	0 = RSYNC is an input 1 = RSYNC is an output
5	98	RSYNC	I/O	
4	99	RLOS/LOTC	O	
3	100	RSYSCLK	I	

35. STATUS REGISTER SUMMARY

36. FUNCTIONAL TIMING DIAGRAMS

Figure 36-1 RECEIVE SIDE D4 TIMING





Figure 36-2 RECEIVE SIDE ESF TIMING



Notes:

1. RSYNC in the frame mode (RCR2.4=0) and double-wide frame sync is not enabled (RCR2.5=0)
2. RSYNC in the frame mode (RCR2.4=0) and double-wide frame sync is enabled (RCR2.5=1)
3. RSYNC in the multiframe mode (RCR2.4=1)
4. ZBTSL mode disabled (RCR2.6=0)
5. RLINK data (FDL bits) is updated one bit time before odd frames and held for two frames
6. ZBTSL mode is enabled (RCR2.6=1)
7. RLINK data (Z bits) is updated one bit time before odd frames and held for four frames
8. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled

Figure 36-3 RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled)




Figure 36-4 RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled)






Figure 36-5 RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled)



Notes:

1. RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one
2. RSYNC is in the output mode (RCR2.3 = 0)
3. RSYNC is in the input mode (RCR2.3 = 1)
4. RCHBLK is forced to one in the same channels as RSER (see Note 1)
5. The F-Bit position is passed through the receive side elastic store


Figure 36-6 TRANSMIT SIDE D4 TIMING



Notes:

1. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is not enabled (TCR2.4 = 0)
2. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is enabled (TCR2.4 = 1)
3. TSYNC in the multiframe mode (TCR2.3 = 1)
4. TLINK data (Fs - bits) is sampled during the F-bit position of even frames for insertion into the outgoing T1 stream when enabled via TCR1.2
5. TLINK and TLCLK are not synchronous with TFSYNC


Figure 36-7 TRANSMIT SIDE ESF TIMING



Notes:


1. TSYNC in the frame mode (TCR2.3=0) and double-wide frame sync is not enabled (TCR2.4=0)
2. TSYNC in the frame mode (TCR2.3=0) and double-wide frame sync is enabled (TCR2.4=1)
3. TSYNC in the multiframe mode (TCR2.3=1)
4. ZBTSI mode disabled (TCR2.5=0)
5. TLINK data (FDL bits) is sampled during the F-bit time of odd frame and inserted into the outgoing T1 stream if enabled via TCR1.2
6. ZBTSI mode is enabled (TCR2.5=1)
7. TLINK data (Z bits) is sampled during the F-bit time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled via TCR1.2
8. TLINK and TLCLK are not synchronous with TFSYNC

Figure 36-8 TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled)



- Notes:
1. TSYNC is in the output mode (TCR22 = 1)
 2. TSYNC is in the input mode (TCR22 = 0)
 3. TCHBLK is programmed to block channel 2
 4. Shown is TLINK/TLCLK in the ESF framing mode


Figure 36-9 TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled)



Notes:

1. TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored during channel 24).

Figure 36-10 TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled)



Notes:

1. TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored
2. TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored).
3. TCHBLK is forced to one in the same channels as TSER is ignored (see Note 1)
4. The F-bit position for the T1 frame is sampled and passed through the transmit side elastic store (normally the transmit side formatter overwrites the F-bit position unless the formatter is programmed to pass-through the F-bit position)

Figure 36-11 **IBO CHANNEL INTERLEAVE MODE TIMING**





Figure 36-12 **IBO FRAME INTERLEAVE MODE TIMING**



37. OPERATING PARAMETERS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	−1.0V to +6.0V
Operating Temperature for DS2155L	0°C to 70°C
Operating Temperature for DS2155LN	−40°C to +85°C
Storage Temperature	−55°C to +125°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C for DS2155L;
−40°C to +85°C for DS2155LN)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1	V _{IH}	2.0		5.5	V	
Logic 0	V _{IL}	−0.3		+0.8	V	
Supply	V _{DD}	3.135	3.3	3.465	V	1

CAPACITANCE

(t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5		pF	
Output Capacitance	C _{OUT}		7		pF	

DC CHARACTERISTICS

(0°C to 70°C; V_{DD} = 3.3V ± 5% for DS2155L;
−40°C to +85°C; V_{DD} = 3.3V ± 5% for DS2155LN)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Current	I _{DD}		75		mA	2
Input Leakage	I _{IL}	−1.0		+1.0	μA	3
Output Leakage	I _{LO}			1.0	μA	4
Output Current (2.4V)	I _{OH}	−1.0			mA	
Output Current (0.4V)	I _{OL}	+4.0			mA	

NOTES:

- Applies to RVDD, TVDD, and DVDD.
- TCLK = TCLKI = RCLKI = TSYSCLK = RSYSCLK = MCLK = 1.544 MHz; outputs open circuited.
- 0.0V < V_{IN} < V_{DD}.
- Applied to INT* when 3–stated.

38. AC TIMING PARAMETERS AND DIAGRAMS

38.1 Multiplexed Bus AC Characteristics

AC CHARACTERISTICS – MULTIPLEXED PARALLEL PORT

(MUX = 1)

[See figures 31-1 to 31-3]

(0°C to 70°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155L;
-40°C to +85°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155LN)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	t_{CYC}	200			ns	
Pulse Width, DS low or RD* high	PW_{EL}	100			ns	
Pulse Width, DS high or RD* low	PW_{EH}	100			ns	
Input Rise/Fall times	t_R, t_F			20	ns	
R/W* Hold Time	t_{RWH}	10			ns	
R/W* Set Up time before DS high	t_{RWS}	50			ns	
CS* Set Up time before DS, WR* or RD* active	t_{CS}	20			ns	
CS* Hold time	t_{CH}	0			ns	
Read Data Hold time	t_{DHR}	10		50	ns	
Write Data Hold time	t_{DHW}	0			ns	
Muxed Address valid to AS or ALE fall	t_{ASL}	15			ns	
Muxed Address Hold time	t_{AHL}	10			ns	
Delay time DS, WR* or RD* to AS or ALE rise	t_{ASD}	20			ns	
Pulse Width AS or ALE high	PW_{ASH}	30			ns	
Delay time, AS or ALE to DS, WR* or RD*	t_{ASED}	10			ns	
Output Data Delay time from DS or RD*	t_{DDR}	20		80	ns	
Data Set Up time	t_{DSW}	50			ns	

Figure 38-1 INTEL BUS READ TIMING (BTS = 0 / MUX = 1)




Figure 38-2 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 1)





Figure 38-3 MOTOROLA BUS TIMING (BTS = 1 / MUX = 1)



38.2 Non-Multiplexed Bus AC Characteristics

AC CHARACTERISTICS – NON-MULTIPLEXED PARALLEL PORT (MUX = 0)

(0°C to 70°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155L;
-40°C to +85°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155LN)

[See Figures 31-4 to 31-7]

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Set Up Time for A0 to A7, Valid to CS* Active	t1	0			ns	
Set Up Time for CS* Active to either RD*, WR*, or DS* Active	t2	0			ns	
Delay Time from either RD* or DS* Active to Data Valid	t3			75	ns	
Hold Time from either RD*, WR*, or DS* Inactive to CS* Inactive	t4	0			ns	
Hold Time from CS* Inactive to Data Bus 3-state	t5	5		20	ns	
Wait Time from either WR* or DS* Active to Latch Data	t6	75			ns	
Data Set Up Time to either WR* or DS* Inactive	t7	10			ns	
Data Hold Time from either WR* or DS* Inactive	t8	10			ns	
Address Hold from either WR* or DS* inactive	t9	10			ns	

See Figures 31-10 to 31-13 for details.

Figure 38-4 INTEL BUS READ TIMING (BTS = 0 / MUX = 0)




Figure 38-5 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 0)




Figure 38-6 **MOTOROLA BUS READ TIMING (BTS = 1 / MUX = 0)**





Figure 38-7 **MOTOROLA BUS WRITE TIMING (BTS = 1 / MUX = 0)**



38.3 Receive Side AC Characteristics

AC CHARACTERISTICS – RECEIVE SIDE

(0°C to 70°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155L;
-40°C to +85°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155LN)


[See Figures 31-8 to 31-10]

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
RCLKO Period	t_{LP}		488		ns	
RCLKO Pulse Width	t_{LH}	200	244		ns	1
	t_{LL}	200	244		ns	1
RCLKO Pulse Width	t_{LH}	150	244		ns	2
	t_{LL}	150	244		ns	2
RCLKI Period	t_{CP}		488		ns	
RCLKI Pulse Width	t_{CH}	75			ns	
	t_{CL}	75			ns	
RSYSCLK Period	t_{SP}	122	648		ns	3
	t_{SP}	122	488		ns	4
RSYSCLK Pulse Width	t_{SH}	50			ns	
	t_{SL}	50			ns	
RSYNC Set Up to RSYSCLK Falling	t_{SU}	20		$t_{SH} - 5$	ns	
RSYNC Pulse Width	t_{PW}	50			ns	
RPOSI/RNEGI Set Up to RCLKI Falling	t_{SU}	20			ns	
RPOSI/RNEGI Hold From RCLKI Falling	t_{HD}	20			ns	
RSYSCLK/RCLKI Rise and Fall Times	t_R, t_F			25	ns	
Delay RCLKO to RPOSO, RNEGO Valid	t_{DD}			50	ns	
Delay RCLK to RSER, RDATA, RSIG, RLINK Valid	t_{D1}			50	ns	
Delay RCLK to RCHCLK, RSYNC, RCHBLK, RFSYNC, RLCLK	t_{D2}			50	ns	
Delay RSYSCLK to RSER, RSIG Valid	t_{D3}			50	ns	
Delay RSYSCLK to RCHCLK, RCHBLK, RMSYNC, RSYNC	t_{D4}			50	ns	

NOTES:

1. Jitter attenuator enabled in the receive path.
2. Jitter attenuator disabled or enabled in the transmit path.
3. RSYSCLK = 1.544 MHz.
4. RSYSCLK = 2.048 MHz.


Figure 38-8 RECEIVE SIDE TIMING (T1 MODE)



Notes:

1. RSYNC is in the output mode
2. Shown is RLINK/RLCLK in the ESF framing mode
3. No Relationship between RCHCLK and RCHBLK and other signals is implied


Figure 38-9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED (T1 MODE)



Notes:

1. RSYNC is in the output mode
2. RSYNC is in the input mode
3. F-BIT when CCR1.3 = 0, MSB of TS0 when CCR1.3 = 1

Figure 38-10 RECEIVE LINE INTERFACE TIMING



38.4 Transmit AC Characteristics

AC CHARACTERISTICS – TRANSMIT SIDE

(0°C to 70°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155L;
-40°C to +85°C; $V_{DD} = 3.3V \pm 5\%$ for DS2155LN)


[See Figures 31-11 to 31-13]

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	t_{CP}		488		ns	
TCLK Pulse Width	t_{CH}	75			ns	
	t_{CL}	75			ns	
TCLKI Period	t_{LP}		488		ns	
TCLKI Pulse Width	t_{LH}	75			ns	
	t_{LL}	75			ns	
TSYSCLK Period	t_{SP}	122	648		ns	1
	t_{SP}	122	448		ns	2
TSYSCLK Pulse Width	t_{SH}	50			ns	
	t_{SL}	50			ns	
TSYNC or TSSYNC Set Up to TCLK or TSYSCLK falling	t_{SU}	20		$t_{CH} - 5$ or $t_{SH} - 5$	ns	
TSYNC or TSSYNC Pulse Width	t_{PW}	50			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Set Up to TCLK, TSYSCLK, TCLKI Falling	t_{SU}	20			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Hold from TCLK, TSYSCLK, TCLKI Falling	t_{HD}	20			ns	
TCLK, TCLKI or TSYSCLK Rise and Fall Times	t_R, t_F			25	ns	
Delay TCLKO to TPOSO, TNEGO Valid	t_{DD}			50	ns	
Delay TCLK to TESO Valid	t_{D1}			50	ns	
Delay TCLK to TCHBLK, TCHCLK, TSYNC, TLCLK	t_{D2}			50	ns	
Delay TSYSCLK to TCHCLK, TCHBLK	t_{D3}			75	ns	

NOTES:

1. TSYSCLK = 1.544 MHz.
2. TSYSCLK = 2.048 MHz.


Figure 38-11 TRANSMIT SIDE TIMING



Notes:

1. TSYNC is in the output mode (TCR2.2 = 1).
2. TSYNC is in the input mode (TCR2.2 = 0).
3. TSER is sampled on the falling edge of TCLK when the transmit side elastic store is disabled.
4. TCHCLK and TCHBLK are synchronous with TCLK when the transmit side elastic store is disabled.
5. TLINK is only sampled during F-bit locations.
6. No relationship between TCHCLK and TCHBLK and the other signals is implied.


Figure 38-12 TRANSMIT SIDE TIMING, ELASTIC STORE ENABLED



Notes:



1. TSER is only sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.
2. TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit side elastic store is enabled.

Figure 38-13 TRANSMIT LINE INTERFACE TIMING



39. MECHANICAL DESCRIPTION


39.1 L Package




NOTES:

1. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
2. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
3. ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION; PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.
4. ALL DIMENSIONS ARE IN MILLIMETERS.

DIM	MIN	MAX
A	—	1.60
A1	0.05	—
A2	1.35	1.45
b	0.17	0.27
c	0.09	0.20
D	15.80	16.20
D1	14.00	BSC
E	15.80	16.20
E1	14.00	BSC
e	0.50	BSC
L	0.45	0.75



39.2 G Package



NOTES:

1. A1 BALL PAD CORNER I.D IS IDENTIFIED BY LASER MARKED DOT AT THE CORNER.
2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
3. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM Z
4. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY,
5. SOLDER BALL POSITION DESIGNATION PER JESD 95-1, SPP-010,
6. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994,
7. ALL DIMENSIONS ARE IN MILLIMETERS