




BLOCK DIAGRAM



CPU CLOCK & JTAG




CPU, MEMORY, CONSOLE & ASYNC BUS




UART_RTS_N tied low selects Internal PLL as a strapping option. **EXT_OE_N** tied high selects **SYSTEM_RESET** to be active low as a strapping option.

Traces SDI_CLOCK and SDRAM_CLOCK must have equal lengths.


File:BIOSA_CPU_3P2.cct
Last Mod:8/1/2007
Page: 3 OF 12
Copyright 2007 @ MBARI
Revision 3.2




CPU PCI INTERFACE




ETHERNET ISOLATION & BOB SMITH TERMINATIONS



ETHERNET PORTS




ETHERNET FIBER PORT





BSIZE[1:0]	'00' ->	Reserved
	'01' ->	8 Bit Wide Boot
	'10' ->	16 Bit Wide Boot
	'11' ->	32 Bit Wide Boot

FPGA PROGRAMMING INTERFACE



CPU POWER DISTRIBUTION



FPGA, STORAGE AND SD POWER DISTRIBUTION

