




BLOCK DIAGRAM



CPU CLOCK & JTAG




LINUX CONSOLE PORT AND DEBUG LEDS






CPU PCI INTERFACE




File: BIOSA_CPU_3P1.cct
Last Mod: 8/1/2007
Page: 6 OF 12
Copyright 2007 @ MBARI
Revision 3.1


ETHERNET ISOLATION & BOB SMITH TERMINATIONS



ETHERNET PORTS



CPU POWER DISTRIBUTION



FPGA, STORAGE AND SD POWER DISTRIBUTION

