




CPU CLOCK & JTAG




CPU, MEMORY, CONSOLE & ASYNC BUS




LINUX CONSOLE PORT AND DEBUG LEDS




SD/MMC MEMORY CARD INTERFACE




CPU FPGA GPIO




CPU PCI INTERFACE




ETHERNET ISOLATION & BOB SMITH TERMINATIONS



ETHERNET PORTS




ETHERNET FIBER PORT




BSIZE[1:0]	
'00'	-> Reserved
'01'	-> 8 Bit Wide Boot
'10'	-> 16 Bit Wide Boot
'11'	-> 32 Bit Wide Boot

FPGA PROGRAMMING INTERFACE



CPU POWER DISTRIBUTION



File: BIOSA_CPU_2P1.cct
Last Mod: 11/14/2005
Page: 11 OF 12
Copyright 2004 @ MBARI
Revision 2.1

FPGA, STORAGE AND SD POWER DISTRIBUTION

