




# HIGH SPEED ADC 0 & 1



# HIGH SPEED DAC 0 & 1




## LOW SPEED ADC 0 & 1




## LOW SPEED ADC 2 & 3




LOW SPEED DAC 0,1,2,3 (OPTIONAL)




AD/DAC FPGA INTERFACE




# FINGERBOARD INTERFACE



# SENSOR INTERFACE



# FPGA PROGRAMMING



POWER DISTRIBUTION

