(ExpressProject ""
  (ProjectVersion "19981106")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library"
      (File "c:\orcad_data\kecy_orcad_lib.olb"
        (Type "Schematic Library"))
      (File "..\kecy_orcad_lib.olb"
        (Type "Schematic Library")))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (BOM_Scope "0")
    (BOM_Mode "0")
    (BOM_Report_File
       "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\TETHYS_MOTHERBOARD_RESPIN_06-02-2009.XLS")
    (BOM_Merge_Include "FALSE")
    (BOM_Property_Combine_7.0
       "{Item}\t{Quantity}\t{Reference}\t{Manufacturer}\t{Manuf PN}\t{Package}\t{Supplier}\t{Supplier PN}\t{Description}\t{PCB Footprint}")
    (BOM_Header
       "Item\tQuantity\tReference\tManufacturer\tManuf PN\tPackage\tSupplier\tSupplier PN\tDescription\tPCB Footprint")
    (BOM_Include_File
       "C:\PROJECTS\LR AUV\TETHYS\SCHEMATICS\TETHYS MOTHERBOARD COPY OCT08 .INC")
    (BOM_Include_File_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}")
    (BOM_One_Part_Per_Line "FALSE")
    (Open_BOM_in_Excel "FALSE")
    (BOM_View_Output "TRUE")
    (NoModify)
    (Netlist_TAB "0")
    (DRC_Scope "0")
    (DRC_Action "0")
    (DRC_Create_Warnings "TRUE")
    (DRC_Check_Ports "FALSE")
    (DRC_Check_Off-Page_Connectors "FALSE")
    (DRC_Identical_References "TRUE")
    (DRC_Type_Mismatch "TRUE")
    (DRC_Report_Ports_and_Off-page_Connectors "FALSE")
    (DRC_SDT_Compatibility "FALSE")
    (DRC_Report_Off-grid_Objects "FALSE")
    (DRC_Check_Unconnected_Nets "TRUE")
    (DRC_Check_for_Misleading_TAP "FALSE")
    (DRC_Visible_Power_pins "FALSE")
    (DRC_Report_Netnames "FALSE")
    (DRC_View_Output "TRUE")
    (DRC_Report_File
       "C:\Projects\LRAUV\Respin\Tethys Motherboard DRC Apr 29.DRC")
    (ANNOTATE_Scope "0")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "0")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    ("Create Allegro Netlist" "TRUE")
    ("Allegro Netlist Directory" "ALLEGRO")
    ("View Allegro Netlist Files" "FALSE")
    ("Update Allegro Board" "FALSE")
    ("Allegro Netlist Output Board File"
       "allegro\tethys motherboard copy oct09 .brd")
    ("Allegro Netlist Remove Etch" "FALSE")
    ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE")
    ("Allegro Netlist Open Board in Allegro" "ALLEGRO")
    ("Allegro Setup Configuration File"
       "C:\Cadence\SPB_16.2\tools\capture\allegro.cfg")
    ("Allegro Setup Backup Versions" "3")
    ("Allegro Netlist Combine Property String" "PCB Footprint")
    ("Allegro Netlist Ignore Fixed Property" "FALSE")
    ("Allegro Netlist User Defined Property" "FALSE")
    (File ".\tethys_motherboard_respin_06-02-2009.dsn"
      (Type "Schematic Design"))
    (Board_sim_option "VHDL_flow"))
  (Folder "Outputs"
    (File "..\tethys motherboard copy oct09 .drc"
      (Type "Report"))
    (File "..\tethys motherboard copy oct09 .bom"
      (Type "Report"))
    (File ".\tethys motherboard drc apr 29.drc"
      (Type "Report"))
    (File ".\respin_042809.xls"
      (Type "Report"))
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat"))
    (File ".\tethys_motherboard_respin_06-02-2009.xls"
      (Type "Report")))
  (Folder "Referenced Projects")
  (PartMRUSelector
    (OFFPAGELEFT-L
      (LibraryName "C:\CADENCE\SPB_16.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (SN74LVC08
      (FullPartName "SN74LVC08A.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    ("CONN FLEX 16"
      (FullPartName "CONN FLEX 16.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (STS4DNF30L
      (FullPartName "STS4DNF30L.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (SN74LVC00A
      (FullPartName "SN74LVC00AA.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (SN74LV123A
      (FullPartName "SN74LV123AA.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (SN74LVC74A
      (FullPartName "SN74LVC74AA.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (7474
      (FullPartName "7474.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\LATCH.OLB")
      (DeviceIndex "0"))
    (SN74LVC2G08
      (FullPartName "SN74LVC2G08A.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (OFFPAGELEFT-R
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 2"
      (FullPartName "CONN RCPT 2.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("RESISTOR DIP 8"
      (FullPartName "RESISTOR DIP 8.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 2x2"
      (FullPartName "CONN RCPT 2x2.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 4x2"
      (FullPartName "CONN RCPT 4x2.Normal")
      (LibraryName "C:\ORCAD\ORCAD_16.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (LM2676
      (FullPartName "LM2676.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (LMV762
      (FullPartName "LMV762A.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (SN74LVC14
      (FullPartName "SN74LVC14A.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (SN74LVC32A
      (FullPartName "SN74LVC32AA.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (MAX3001E
      (FullPartName "MAX3001E.Normal")
      (LibraryName "C:\PROJECTS\LRAUV\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    ("CAP POL"
      (FullPartName "CAP POL.Normal")
      (LibraryName
         "\\TORNADO\ORCAD\MBARILIBS\CAPTURE_CIS_SYMBOL_LIBRARIES\CAPACITOR_CIS.OLB")
      (DeviceIndex "0"))
    (TLE5205-2
      (FullPartName "TLE5205-2.Normal")
      (LibraryName "C:\ORCAD_DATA\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    ("MAX4372 - SOT23"
      (FullPartName "MAX4372 - SOT23.Normal")
      (LibraryName "C:\ORCAD_DATA\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    ("MAX4372 (SOT23)"
      (FullPartName "MAX4372 (SOT23).Normal")
      (LibraryName "C:\ORCAD_DATA\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (TPS3838
      (FullPartName "TPS3838.Normal")
      (LibraryName "C:\ORCAD_DATA\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0"))
    (LT1013_2
      (FullPartName "LT1013_2A.Normal")
      (LibraryName "C:\ORCAD_DATA\KECY_ORCAD_LIB.OLB")
      (DeviceIndex "0")))
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn")
      (Path "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1")
      (Path "Design Resources" "Library")
      (Path "Outputs")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "01 - Processor")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "02 - Serial Circuits")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "03 - Vehicle Sensors")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "04 - Radio Interface")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "05 - Emerg Recovery - Burnwire")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "06 - Battery Inputs")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "07 - Motherboard Power")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "08 - Load Controller Power")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "09 - Ground Fault Circuits")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "10 - External Interfaces")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "11 - Expansion Connection")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "12 - Load Controller Interface")
      (Select "Design Resources"
         "J:\PCB_Layout\Open_Work_Space\TETHYS_MOTHERBOARD_RESPIN_060209\tethys_motherboard_respin_06-02-2009.dsn"
         "SCHEMATIC1" "13 - Spare Circuits"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 0 1 0 1064 -4 -30 2 441 4 498"))
      (Tab 0)))
  (ISPCBBASICLICENSE "false")
  (MPSSessionName "jrosal"))