(ExpressProject ""
  (ProjectVersion "19981106")
  (SoftwareVersion "17.4-2019 S010 (3885873)  [8/28/2020]-[12/09/20]")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library")
    (File ".\i2map_main_pcb.dsn"
      (Type "Schematic Design")
      (DisplayName ".\i2map_main_pcb.DSN"))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (NoModify)
    (RootChangedForceReNetlist "x")
    (ANNOTATE_Scope "0")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "3")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_PreserveDesignator "FALSE")
    (ANNOTATE_PreserveUserEdits "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    (Update_Instace_for_External_Design "FALSE")
    (Annotate_type "Default")
    (width_pages "100")
    (width_start "80")
    (width_End "80")
    (IREFReportFile
       "X:\901209 I2MAP\ENGINEERINGDESIGNDOCS\ELECTRICALDESIGN\I2MAP_MAIN_PCB.csv")
    (IREFViewOutput "0")
    (DRC_Scope "0")
    (DRC_Action "0")
    (DRC_Create_Warnings "TRUE")
    (DRC_View_Output "FALSE")
    (DRC_Preserved_Waived "FALSE")
    (DRC_Run_Electrical_Rules "TRUE")
    (DRC_Run_Physical_Rules "FALSE")
    (DRC_Report_File
       "X:\901209 I2MAP\ENGINEERINGDESIGNDOCS\ELECTRICALDESIGN\I2MAP_MAIN_PCB.DRC")
    (DRC_Check_Ports "FALSE")
    (DRC_Check_Off-Page_Connectors "FALSE")
    (DRC_Report_Ports_and_Off-page_Connectors "FALSE")
    (DRC_SDT_Compatibility "FALSE")
    (DRC_Report_Off-grid_Objects "FALSE")
    (DRC_Check_Unconnected_Nets "TRUE")
    (DRC_Check_for_Misleading_TAP "FALSE")
    (DRC_Report_Netnames "FALSE")
    (DRC_Check_Single_Node_Nets "TRUE")
    (DRC_Run_Electrical_Custom_DRC "FALSE")
    (DRC_Check_No_Driving_Source "TRUE")
    (DRC_Check_Duplicate_NetNames "TRUE")
    (DRC_Check_Floating_Pins "TRUE")
    (DRC_Check_Physical_Power_Pins_Visibility "TRUE")
    (DRC_Check_PCB_Footprint_Property "TRUE")
    (DRC_Check_Normal_Convert_View_Sync "TRUE")
    (DRC_Check_Incorrect_PinGroup_Assignment "TRUE")
    (DRC_Check_High_Speed_Props_Syntax "TRUE")
    (DRC_Check_Missing_Pin_Numbers "TRUE")
    (DRC_Check_Device_With_No_Pins "TRUE")
    (DRC_Check_Power_Ground_Short "TRUE")
    (DRC_Identical_References "TRUE")
    (DRC_Type_Mismatch "TRUE")
    (DRC_Visible_Power_pins "FALSE")
    (DRC_Report_Unused_Part_Packages "TRUE")
    (DRC_Check_Name_Prop_For_HierBlocks "TRUE")
    (DRC_Run_Physical_Custom_DRC "FALSE")
    (Netlist_TAB "0")
    (BOM_Scope "0")
    (BOM_Mode "0")
    (BOM_Report_File
       "X:\901209 I2MAP\ENGINEERINGDESIGNDOCS\ELECTRICALDESIGN\I2MAP_MAIN_PCB.BOM")
    (BOM_Merge_Include "FALSE")
    (BOM_Property_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}")
    (BOM_Header "Item\tQuantity\tReference\tPart")
    (BOM_Include_File
       "X:\901209 I2MAP\ENGINEERINGDESIGNDOCS\ELECTRICALDESIGN\I2MAP_MAIN_PCB.INC")
    (BOM_Include_File_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}")
    (BOM_One_Part_Per_Line "FALSE")
    (Open_BOM_in_Excel "FALSE")
    (BOM_View_Output "FALSE")
    (DOCKED "TRUE")
    (DOCKING_POSITION "59420"))
  (Folder "Layout")
  (Folder "Outputs"
    (File ".\i2map_main_pcb.csv"
      (Type "Report"))
    (Sort User)
    (File ".\i2map_main_pcb.prp"
      (Type "Report")
      (DisplayName "I2MAP_MAIN_PCB.PRP"))
    (File ".\i2map_main_pcb.drc"
      (Type "Report"))
    (File ".\i2map_input&switching_pcb.prp"
      (Type "Report")
      (DisplayName "I2MAP_INPUT&SWITCHING_PCB.PRP"))
    (File ".\i2map_main_pcb.bom"
      (Type "Report"))
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat"))
    (File
       "x:\901209 i2map\engineeringdesigndocs\electricaldesign\i2map_main_pcb.bom"
      (Type "Report")))
  (Folder "Referenced Projects")
  (PartMRUSelector
    (CAP_P
      (FullPartName "CAP_P.Normal")
      (LibraryName "\\WATER\SCHEMATIC_SYMBOLS\CAPACITORS.OLB")
      (DeviceIndex "0"))
    (CAP
      (FullPartName "CAP.Normal")
      (LibraryName "Z:\CAPACITORS.OLB")
      (DeviceIndex "0"))
    (UNASSIGNED
      (FullPartName "UNASSIGNED.Normal")
      (LibraryName "\\WATER\SCHEMATIC_SYMBOLS\UNASSIGNED.OLB")
      (DeviceIndex "0"))
    (VICOR_MICRO_MNT6
      (FullPartName "VICOR_MICRO_MNT6.Normal")
      (LibraryName "\\WATER\SCHEMATIC_SYMBOLS\MISC.OLB")
      (DeviceIndex "0"))
    (MAX3471xUA_SYM-M0D1
      (FullPartName "MAX3471xUA_SYM-M0D1.Normal")
      (LibraryName "Z:\INTEGRATED_CIRCUITS.OLB")
      (DeviceIndex "0"))
    (MAX3471xUA
      (FullPartName "MAX3471xUA.Normal")
      (LibraryName "Z:\INTEGRATED_CIRCUITS.OLB")
      (DeviceIndex "0"))
    ("V375Cxxx MICRO"
      (FullPartName "V375Cxxx MICRO.Normal")
      (LibraryName "\\WATER\SCHEMATIC_SYMBOLS\MISC.OLB")
      (DeviceIndex "0"))
    (HEATSINK
      (FullPartName "HEATSINK.Normal")
      (LibraryName "C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\LIBRARY\MARKLIB.OLB")
      (DeviceIndex "0"))
    (CON10X2
      (FullPartName "CON10X2.Normal")
      (LibraryName "Z:\CONNECTORS.OLB")
      (DeviceIndex "0"))
    (MAX3471
      (FullPartName "MAX3471.Normal")
      (LibraryName "C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\LIBRARY\MARKLIB.OLB")
      (DeviceIndex "0"))
    (OFFPAGELEFT-R
      (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (OFFPAGELEFT-L
      (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0")))
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources"
         "x:\901209 i2map\engineeringdesigndocs\electricaldesign\i2map_schematics\i2map_main_pcb\i2map_main_pcb.dsn")
      (Path "Design Resources"
         "x:\901209 i2map\engineeringdesigndocs\electricaldesign\i2map_schematics\i2map_main_pcb\i2map_main_pcb.dsn"
         "10021134_i2MAP_MainPCB")
      (Path "Outputs"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 0 1 160 795 -9 -38 0 353 0 799"))
      (Tab 0)))
  (MPSSessionName "chma")
  (ISPCBBASICLICENSE "false")
  (Folder "PSpice Resources"
    (Folder "Simulation Profiles")
    (Folder "Model Libraries"
      (Sort User))
    (Folder "Stimulus Files"
      (Sort User))
    (Folder "Include Files"
      (Sort User)))
  (Folder "Logs"))