(ExpressProject "" (ProjectVersion "19981106") (SoftwareVersion "23.1 S008 (4266294) [1/8/2025]-[11/06/19]") (ProjectType "PCB") (Folder "Design Resources" (Folder "Library") (File ".\100221110 load control hv converter.dsn" (Type "Schematic Design")) (BuildFileAddedOrDeleted "x") (CompileFileAddedOrDeleted "x") (DOCKED "TRUE") (DOCKING_POSITION "59420") (NoModify) (DRC_Scope "0") (DRC_Action "0") (DRC_Create_Warnings "FALSE") (DRC_View_Output "FALSE") (DRC_Preserved_Waived "FALSE") (DRC_Run_Electrical_Rules "TRUE") (DRC_Run_Physical_Rules "FALSE") (DRC_Report_File "X:\900739.LRAUV\PROJECT.DRAWINGS\PROJECT.EE.DWGS\LOADCONTROLSUBSYSTEM\HVCONVERTER\SCHEMATICRELC\100221110 LOAD CONTROL HV CONVERTER.DRC") (DRC_Check_Ports "FALSE") (DRC_Check_Off-Page_Connectors "FALSE") (DRC_Report_Ports_and_Off-page_Connectors "FALSE") (DRC_SDT_Compatibility "FALSE") (DRC_Report_Off-grid_Objects "FALSE") (DRC_Check_Unconnected_Nets "TRUE") (DRC_Check_for_Misleading_TAP "FALSE") (DRC_Report_Netnames "FALSE") (DRC_Check_Single_Node_Nets "TRUE") (DRC_Run_Electrical_Custom_DRC "FALSE") (DRC_Check_No_Driving_Source "TRUE") (DRC_Check_Duplicate_NetNames "TRUE") (DRC_Check_Floating_Pins "TRUE") (DRC_Check_Physical_Power_Pins_Visibility "TRUE") (DRC_Check_PCB_Footprint_Property "TRUE") (DRC_Check_Normal_Convert_View_Sync "TRUE") (DRC_Check_Incorrect_PinGroup_Assignment "TRUE") (DRC_Check_High_Speed_Props_Syntax "TRUE") (DRC_Check_Missing_Pin_Numbers "TRUE") (DRC_Check_Device_With_No_Pins "TRUE") (DRC_Check_Power_Ground_Short "TRUE") (DRC_Identical_References "TRUE") (DRC_Type_Mismatch "TRUE") (DRC_Visible_Power_pins "FALSE") (DRC_Report_Unused_Part_Packages "TRUE") (DRC_Check_Name_Prop_For_HierBlocks "TRUE") (DRC_Run_Physical_Custom_DRC "FALSE") (Netlist_TAB "0") ("Create Allegro Netlist" "TRUE") ("Allegro Netlist Directory" "allegro") ("View Allegro Netlist Files" "FALSE") ("Allegro Netlist Create DCF File" "FALSE") ("Update Allegro Board" "FALSE") ("Allegro Netlist Output Board File" "allegro\100221110 LOAD CONTROL HV CONVERTER.brd") ("Allegro Netlist Remove Etch" "FALSE") ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE") ("Allegro Netlist Open Board in Allegro" "ALLEGRO") ("Allegro Setup Backup Versions" "3") ("Allegro Setup Ignore Constraints" "FALSE") ("Allegro Setup Part Type Length" "31") ("Allegro Netlist Combine Property String" "PCB Footprint") ("Allegro Netlist Ignore Fixed Property" "FALSE") ("Allegro Netlist User Defined Property" "FALSE") (BOM_Scope "0") (BOM_Mode "1") (BOM_Report_File "X:\900739.LRAUV\PROJECT.DRAWINGS\PROJECT.EE.DWGS\LOADCONTROLSUBSYSTEM\HVCONVERTER\SCHEMATICRELC\100221110 LOAD CONTROL HV CONVERTER.BOM") (BOM_Merge_Include "FALSE") (BOM_Property_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}") (BOM_Header "Item\tQuantity\tReference\tPart") (BOM_Include_File "X:\900739.LRAUV\PROJECT.DRAWINGS\PROJECT.EE.DWGS\LOADCONTROLSUBSYSTEM\HVCONVERTER\SCHEMATICRELC\100221110 LOAD CONTROL HV CONVERTER.INC") (BOM_Include_File_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}") (BOM_One_Part_Per_Line "FALSE") (Open_BOM_in_Excel "TRUE") (BOM_View_Output "FALSE")) (Folder "Layout") (Folder "Outputs" (File ".\100221110 load control hv converter.drc" (Type "Report")) (File ".\allegro\pstxnet.dat" (Type "Report") (DisplayName "pstxnet.dat")) (File ".\allegro\pstxprt.dat" (Type "Report") (DisplayName "pstxprt.dat")) (File ".\allegro\pstchip.dat" (Type "Report") (DisplayName "pstchip.dat")) (File ".\100221110 load control hv converter.bom" (Type "Report")) (Sort User) (File ".\100221110 load control hv converter.prp" (Type "Report") (DisplayName "100221110 LOAD CONTROL HV CONVERTER.PRP"))) (Folder "Referenced Projects") (PartMRUSelector (RES (FullPartName "RES.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\RESISTORS.OLB") (DeviceIndex "0")) ("INDUCTOR FERRITE" (FullPartName "INDUCTOR FERRITE.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0"))) (GlobalState (FileView (Path "Design Resources") (Path "Design Resources" ".\100221110 load control hv converter.dsn") (Path "Design Resources" ".\100221110 load control hv converter.dsn" "100221110 HV Convrtr Schematic") (Path "Design Resources" ".\100221110 load control hv converter.dsn" "10021110 HV Convrtr Test Cables") (Path "Design Resources" ".\100221110 load control hv converter.dsn" "100221110 HV Convrtr Placement") (Path "Outputs") (Select "Design Resources" ".\100221110 load control hv converter.dsn" "100221110 HV Convrtr Schematic" "PAGE3")) (HierarchyView) (Doc (Type "COrCapturePMDoc") (Frame (Placement "44 0 1 -1 -1 -1 -1 0 200 0 711")) (Tab 0)) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 0 1 -1 -1 -1 -1 5 1507 24 729") (Scroll "0 0") (Zoom "100") (Occurrence "/")) (Path "\\ATLAS\PROJECTLIBRARY\901727.99_LRAUV5_BUILD\DESIGNDRAWINGS\EE_DRAWINGS\LRAUVWIRING\CIRCUITBOARDS\100221110RB_LRAUV-HVBOARD\SCHEMATIC\100221110 LOAD CONTROL HV CONVERTER.DSN") (Schematic "100221110 HV Convrtr Schematic") (Page "PAGE1")) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 0 1 -1 -1 5 24 5 1507 24 729") (Scroll "0 852") (Zoom "120") (Occurrence "/")) (Path "\\ATLAS\PROJECTLIBRARY\901727.99_LRAUV5_BUILD\DESIGNDRAWINGS\EE_DRAWINGS\LRAUVWIRING\CIRCUITBOARDS\100221110RB_LRAUV-HVBOARD\SCHEMATIC\100221110 LOAD CONTROL HV CONVERTER.DSN") (Schematic "100221110 HV Convrtr Schematic") (Page "PAGE2")) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 2 3 -1 -1 5 24 5 2018 24 970") (Scroll "0 70") (Zoom "100") (Occurrence "/")) (Path "\\ATLAS\PROJECTLIBRARY\901727.99_LRAUV5_BUILD\DESIGNDRAWINGS\EE_DRAWINGS\LRAUVWIRING\CIRCUITBOARDS\100221110RB_LRAUV-HVBOARD\SCHEMATIC\100221110 LOAD CONTROL HV CONVERTER.DSN") (Schematic "100221110 HV Convrtr Schematic") (Page "PAGE3"))) (MPSSessionName "etrauschke") (LastUsedLibraryBrowseDirectory "C:\Cadence\SPB_17.2\tools\capture\library") (ISPCBBASICLICENSE "false") (Folder "PSpice Resources" (Folder "Simulation Profiles") (Folder "Model Libraries" (Sort User)) (Folder "Stimulus Files" (Sort User)) (Folder "Include Files" (Sort User))) (Folder "Logs"))