(ExpressProject "" (ProjectVersion "19981106") (SoftwareVersion "17.4-2019 S020 (3967196) [8/8/2021]-[01/04/22]") (ProjectType "PCB") (Folder "Design Resources" (Folder "Library") (File ".\100221507-04-b_4kcameralapbox_pcb.dsn" (Type "Schematic Design") (DisplayName ".\100221507-04_4kcameralapbox_pcb.DSN")) (BuildFileAddedOrDeleted "x") (CompileFileAddedOrDeleted "x") (NoModify) (ANNOTATE_Scope "0") (ANNOTATE_Mode "1") (ANNOTATE_Action "1") (Annotate_Page_Order "1") (ANNOTATE_Reset_References_to_1 "FALSE") (ANNOTATE_No_Page_Number_Change "TRUE") (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}") (ANNOTATE_IncludeNonPrimitive "FALSE") (ANNOTATE_PreserveDesignator "FALSE") (ANNOTATE_PreserveUserEdits "FALSE") (ANNOTATE_Refdes_Control_Required "FALSE") (Update_Instace_for_External_Design "FALSE") (Annotate_type "Default") (width_pages "100") (width_start "80") (width_End "80") (DOCKED "TRUE") (DOCKING_POSITION "59420") (Display_Online_DRC_Results "FALSE") (RootChangedForceReNetlist "x") (PSPICE_Regenerate_Netlist_Flag "FALSE") (DRC_Scope "1") (DRC_Action "0") (DRC_Create_Warnings "TRUE") (DRC_View_Output "TRUE") (DRC_View_Output_Type "2") (DRC_Preserved_Waived "FALSE") (RUN_Online_Rules "FALSE") (DRC_Run_Electrical_Rules "TRUE") (DRC_Check_Single_Node_Nets "TRUE") (DRC_Check_No_Driving_Source "TRUE") (DRC_Check_Duplicate_NetNames "TRUE") (DRC_Check_Off-Page_Connectors "FALSE") (DRC_Check_Ports "FALSE") (DRC_Check_Unconnected_Nets "TRUE") (DRC_Check_Floating_Pins "TRUE") (DRC_SDT_Compatibility "FALSE") (DRC_Check_Single_Node_Nets_Online "TRUE") (DRC_Check_No_Driving_Source_Online "FALSE") (DRC_Check_Duplicate_NetNames_Online "TRUE") (DRC_Check_Off-Page_Connectors_Online "FALSE") (DRC_Check_Ports_Online "FALSE") (DRC_Check_Unconnected_Nets_Online "FALSE") (DRC_Check_Floating_Pins_Online "FALSE") (DRC_Run_Electrical_Reports "TRUE") (DRC_Report_Netnames "FALSE") (DRC_Report_Off-grid_Objects "FALSE") (DRC_Report_Ports_and_Off-page_Connectors "FALSE") (DRC_Check_for_Misleading_TAP "FALSE") (DRC_Run_Physical_Rules "TRUE") (DRC_Check_Physical_Power_Pins_Visibility "TRUE") (DRC_Check_PCB_Footprint_Property "TRUE") (DRC_Check_Normal_Convert_View_Sync "TRUE") (DRC_Check_Incorrect_PinGroup_Assignment "TRUE") (DRC_Check_High_Speed_Props_Syntax "TRUE") (DRC_Check_Missing_Pin_Numbers "TRUE") (DRC_Check_Device_With_No_Pins "TRUE") (DRC_Check_Power_Ground_Short "TRUE") (DRC_Check_Name_Prop_For_HierBlocks "TRUE") (DRC_Check_Physical_Power_Pins_Visibility_Online "FALSE") (DRC_Check_PCB_Footprint_Property_Online "TRUE") (DRC_Check_Normal_Convert_View_Sync_Online "FALSE") (DRC_Check_Incorrect_PinGroup_Assignment_Online "TRUE") (DRC_Check_Missing_Pin_Numbers_Online "TRUE") (DRC_Check_Device_With_No_Pins_Online "FALSE") (DRC_Check_Power_Ground_Short_Online "FALSE") (DRC_Check_Name_Prop_For_HierBlocks_Online "FALSE") (DRC_Run_Physical_Reports "TRUE") (DRC_Visible_Power_pins "FALSE") (DRC_Report_Unused_Part_Packages "TRUE") (DRC_Type_Mismatch "TRUE") (DRC_Identical_References "TRUE") (DRC_Run_Custom_Rules "FALSE") (DRC_Report_File "\\ATLAS\PROJECTLIBRARY\902001_4K_ROVCAMERADEVELOPMENT\ENGINEERINGDESIGNDOCUMENTS\ELECTRICALDESIGN\4K_ROV_CAMERA.DRC") (IREFReportFile "\\ATLAS\PROJECTLIBRARY\902001_4K_ROVCAMERADEVELOPMENT\ENGINEERINGDESIGNDOCUMENTS\ELECTRICALDESIGN\4K_ROV_CAMERA.csv") (IREFViewOutput "0") (Board_sim_option "VHDL_flow") (Netlist_TAB "0") ("Create Allegro Netlist" "TRUE") ("Allegro Netlist Directory" "allegro") ("View Allegro Netlist Files" "FALSE") ("Allegro Netlist Create DCF File" "FALSE") ("Update Allegro Board" "FALSE") ("Allegro Netlist Output Board File" ".\allegro\100221507-04_4kcameralapbox_pcb.brd") ("Allegro Netlist Remove Etch" "FALSE") ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE") ("Allegro Netlist Open Board in Allegro" "ALLEGRO") ("Allegro Setup Backup Versions" "3") ("Allegro Setup Ignore Constraints" "FALSE") ("Allegro Setup Part Type Length" "255") ("Allegro Netlist Combine Property String" "PCB Footprint") ("Allegro Netlist Ignore Fixed Property" "FALSE") ("Allegro Netlist User Defined Property" "FALSE") ("Allegro Backannotation Run Genfeed" "TRUE") ("Allegro Backannotation Board File" "X:\902001_4K_ROVCameraDevelopment\EngineeringDesignDocuments\ElectricalDesign\OrCADSchematics\100221507-04_4KCameraLapbox_PCB\allegro\100221507-04rA_4kCamLapBox.brd") ("Allegro Backannotation Netlist Directory" "allegro") ("Allegro Backannotation Output File" "allegro\100221507-04_4KCAMERALAPBOX_PCB.swp") ("Allegro Backannotation Update Schematic" "TRUE") ("Allegro Backannotation View Output" "FALSE") ("Allegro Setup Output Warnings" "FALSE") (Backannotation_TAB "0")) (Folder "Layout" (File ".\allegro\100221507-04ra_4kcamlapbox.brd" (Type "Board File") (OutputBoard ".\allegro\100221507-04ra_4kcamlapbox.brd") (NetListPath ".\allegro") (ActiveBoard "0")) (File ".\allegro\100221507-04ra_4kcamlapbox_1.brd" (Type "Board File") (OutputBoard ".\allegro\100221507-04ra_4kcamlapbox_1.brd") (NetListPath ".\allegro") (ActiveBoard "0")) (File ".\allegro\100221507-04ra_4kcamlapbox_2.brd" (Type "Board File") (OutputBoard ".\allegro\100221507-04ra_4kcamlapbox_2.brd") (NetListPath ".\allegro") (ActiveBoard "0")) (File ".\allegro\100221507-04rb_4kcamlapbox.brd" (Type "Board File") (OutputBoard ".\allegro\100221507-04rb_4kcamlapbox.brd") (NetListPath ".\allegro") (ActiveBoard "0"))) (Folder "Outputs" (File "\\atlas\projectlibrary\902001_4k_rovcameradevelopment\engineeringdesigndocuments\electricaldesign\4k_rov_camera.csv" (Type "Report")) (Sort User) (File ".\100221507-04_4kcameralapbox_pcb.prp" (Type "Report") (DisplayName "100221507-04_4KCAMERALAPBOX_PCB.PRP")) (File ".\allegro\pstxnet.dat" (Type "Report") (DisplayName "pstxnet.dat")) (File ".\allegro\pstxprt.dat" (Type "Report") (DisplayName "pstxprt.dat")) (File ".\allegro\pstchip.dat" (Type "Report") (DisplayName "pstchip.dat")) (File ".\allegro\pinview.dat" (Type "Report") (DisplayName "pinView.dat")) (File ".\allegro\netview.dat" (Type "Report") (DisplayName "netView.dat")) (File ".\allegro\funcview.dat" (Type "Report") (DisplayName "funcView.dat")) (File ".\allegro\compview.dat" (Type "Report") (DisplayName "compView.dat")) (File ".\allegro\100221507-04_4kcameralapbox_pcb.swp" (Type "Report") (DisplayName "100221507-04_4KCAMERALAPBOX_PCB.swp")) (File ".\100221507-04-b_4kcameralapbox_pcb.prp" (Type "Report") (DisplayName "100221507-04-B_4KCAMERALAPBOX_PCB.PRP"))) (Folder "Referenced Projects") (PartMRUSelector (MURATA_UEI15_SINGLE (FullPartName "MURATA_UEI15_SINGLE.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\MISC.OLB") (DeviceIndex "0")) (TESTPOINT (FullPartName "TESTPOINT.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\MISC.OLB") (DeviceIndex "0")) (FUSEHOLDER_2T_2PIN (FullPartName "FUSEHOLDER_2T_2PIN.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\MISC.OLB") (DeviceIndex "0")) (MurataUESeries (FullPartName "MurataUESeries.Normal") (LibraryName "C:\CADENCE_CHMA_LIBARIES\MARKLIB.OLB") (DeviceIndex "0")) (OFFPAGELEFT-R (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB") (DeviceIndex "0")) (OFFPAGELEFT-L (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB") (DeviceIndex "0")) (RES_ARRAY_4 (FullPartName "RES_ARRAY_4.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\RESISTORS.OLB") (DeviceIndex "0")) (OPA2350 (FullPartName "OPA2350A.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\INTEGRATED_CIRCUITS.OLB") (DeviceIndex "0")) (DIODE_DUAL (FullPartName "DIODE_DUAL.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0")) (Arrow_small (FullPartName "Arrow_small.Normal") (LibraryName "C:\CADENCE_CHMA_LIBARIES\MARKLIB.OLB") (DeviceIndex "0")) ("RELAY SPDT" (FullPartName "RELAY SPDT.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0")) (DIODE_ZENER (FullPartName "DIODE_ZENER.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\DIODES.OLB") (DeviceIndex "0")) (REF19xx (FullPartName "REF19xx.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\INTEGRATED_CIRCUITS.OLB") (DeviceIndex "0")) (TCLT100x (FullPartName "TCLT100x.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\INTEGRATED_CIRCUITS.OLB") (DeviceIndex "0")) (LT1018_S8 (FullPartName "LT1018_S8A.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\INTEGRATED_CIRCUITS.OLB") (DeviceIndex "0")) (C (FullPartName "C.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\PSPICE\ANALOG.OLB") (DeviceIndex "0")) (LMV7219/NS (FullPartName "LMV7219/NS.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\PSPICE\NAT_SEMI.OLB") (DeviceIndex "0")) (LM358 (FullPartName "LM358.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\PSPICE\OPAMP.OLB") (DeviceIndex "1")) (Comparator (FullPartName "Comparator.Normal") (LibraryName "C:\CADENCE\SPB_17.4\TOOLS\CAPTURE\LIBRARY\PSPICE\PWLCOMPS.OLB") (DeviceIndex "0")) (DIODE_TVS_ARRAY_SRV05-4 (FullPartName "DIODE_TVS_ARRAY_SRV05-4.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\DIODES.OLB") (DeviceIndex "0")) (DIODE_TVS (FullPartName "DIODE_TVS.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\DIODES.OLB") (DeviceIndex "0")) (MOSFET_I_EN_SGD (FullPartName "MOSFET_I_EN_SGD.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\TRANSISTORS.OLB") (DeviceIndex "0")) (DIODE (FullPartName "DIODE.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\DIODES.OLB") (DeviceIndex "0")) (RES (FullPartName "RES.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\RESISTORS.OLB") (DeviceIndex "0")) (RELAY_TXS2_Series (FullPartName "RELAY_TXS2_Series.Normal") (LibraryName "\\WATER2\CIP_RESOURCES\SCHEMATIC_SYMBOLS\MISC.OLB") (DeviceIndex "0"))) (GlobalState (FileView (Path "Design Resources") (Path "Layout") (Path "Outputs") (Path "Logs") (Path "PSpice Resources") (Select "Design Resources" ".\100221507-04-b_4kcameralapbox_pcb.dsn")) (HierarchyView) (Doc (Type "COrCapturePMDoc") (Frame (Placement "44 2 3 -1 -1 0 0 0 258 0 811")) (Tab 0))) (MPSSessionName "jrosal") (LastUsedLibraryBrowseDirectory "C:\Cadence\SPB_17.4\tools\capture\library") (Folder "Logs" (File ".\allegro\swp.log" (Type "Log File") (LogFile "X:\902001_4K_ROVCAMERADEVELOPMENT\ENGINEERINGDESIGNDOCUMENTS\ELECTRICALDESIGN\ORCADSCHEMATICS\100221507-04_4KCAMERALAPBOX_PCB\allegro\swp.log"))) (ISPCBBASICLICENSE "false") (Folder "PSpice Resources" (Folder "Simulation Profiles") (Folder "Model Libraries" (Sort User)) (Folder "Stimulus Files" (Sort User)) (Folder "Include Files" (Sort User))))