





Optional signals




Board level Sleep:

- Processor/3v3 Vreg is turned off by processor active low gpio (PROC_SLEEP)
- Wake on RTC interrupt. Processor programs wakeup time before sleep
- Wake on r232 serial console rx
- Wake on SPI chip select or TTL serial rx(active low)
- Wake on button push
- Low shutdown current 3.3v 1.2 amp voltage regulator 4.5v to 50v input, Ishdn=0.7uA
- Ishdn = 3.06uA = 0.9uA (74aupp1g74) + 0.16uA (RV-3032) + 0.3uA (R3117) + 1uA (n17Wb66) + 0.7uA (LT3991 Vreg)



**Switching Regulator +3v3 @ 1.2amp,
Iq=2.8uA, Ishdn=0.7uA, available**



Board Sleep Wake Notes:

- Open Collector/Drain Wake circuits have almost no leakage (<100nA)
- esd protect pins?
- Would be great to switch Vin on/off by RTC_Alarm, etc.