(ExpressProject "NNNNNNN CPF Lower Half Elex P1"
  (ProjectVersion "19981106")
  (SoftwareVersion "17.4-2019 P001 (3823098) [10/7/2019]-[05/24/18]")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library")
    (NoModify)
    (File ".\100221223 cpf lower half elex p1.dsn"
      (Type "Schematic Design"))
    ("Create Allegro Netlist" "TRUE")
    ("Allegro Netlist Directory" "allegro")
    ("View Allegro Netlist Files" "FALSE")
    ("Allegro Netlist Create DCF File" "FALSE")
    ("Update Allegro Board" "FALSE")
    ("Allegro Netlist Output Board File"
       ".\allegro\100221223 cpf lower half elex p1.brd")
    ("Allegro Netlist Remove Etch" "FALSE")
    ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE")
    ("Allegro Netlist Open Board in Allegro" "ALLEGRO")
    ("Allegro Setup Backup Versions" "3")
    ("Allegro Setup Ignore Constraints" "FALSE")
    ("Allegro Setup Part Type Length" "31")
    ("Allegro Netlist Combine Property String" "PCB Footprint")
    ("Allegro Netlist Ignore Fixed Property" "FALSE")
    ("Allegro Netlist User Defined Property" "FALSE")
    (DOCKED "TRUE")
    (DOCKING_POSITION "61215")
    (ANNOTATE_Scope "1")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "1")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_PreserveDesignator "FALSE")
    (ANNOTATE_PreserveUserEdits "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    (Update_Instace_for_External_Design "FALSE")
    (Annotate_type "Default")
    (width_pages "100")
    (width_start "80")
    (width_End "80")
    (Netlist_TAB "0")
    (Board_sim_option "VHDL_flow"))
  (Folder "Layout"
    (File ".\allegro\autosavebackup.brd"
      (Type "Board File")
      (OutputBoard ".\allegro\autosavebackup.brd")
      (NetListPath ".\allegro")
      (ActiveBoard "0"))
    (File ".\allegro\gene_qd.brd"
      (Type "Board File")
      (OutputBoard ".\allegro\gene_qd.brd")
      (NetListPath ".\allegro")
      (ActiveBoard "0")))
  (Folder "Outputs"
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat")))
  (Folder "Referenced Projects")
  (MPSSessionName "Ed")
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources"
         "\\atlas.shore.mbari.org\projectlibrary\cpf\electrical engr\orcad projects\eds stuff\lower half elex p1\schematics\100221223 cpf lower half elex p1.dsn")
      (Path "Design Resources"
         "\\atlas.shore.mbari.org\projectlibrary\cpf\electrical engr\orcad projects\eds stuff\lower half elex p1\schematics\100221223 cpf lower half elex p1.dsn"
         "SCHEMATIC1")
      (Path "Layout")
      (Path "Outputs")
      (Select "Design Resources"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -30 0 1432 0 905"))
      (Tab 0)))
  (PartMRUSelector
    (RELAY_S4EB
      (FullPartName "RELAY_S4EB.Normal")
      (LibraryName "U:\UTILITY FILES\ORCAD LIBRARY\ED_NEW1.OLB")
      (DeviceIndex "0"))
    (RELAY_S4EB-xxV
      (FullPartName "RELAY_S4EB-xxV.Normal")
      (LibraryName "\\WATER\SCHEMATIC_SYMBOLS\MISC.OLB")
      (DeviceIndex "0")))
  (ISPCBBASICLICENSE "false")
  (Folder "PSpice Resources"
    (Folder "Simulation Profiles")
    (Folder "Model Libraries"
      (Sort User))
    (Folder "Stimulus Files"
      (Sort User))
    (Folder "Include Files"
      (Sort User)))
  (Folder "Logs")
  (LastUsedLibraryBrowseDirectory
     "\\atlas.shore.mbari.org\meed\Utility Files\OrCAD Library"))