



Technical drawing of a rectangular specimen with the following dimensions and labels:

- Overall width: 13.65 ± 0.15
- Overall height: 9.14 ± 0.2
- Top edge width (inner): 6.4
- Left edge height (inner): 3.15 ± 0.2
- Inner width (hatched area): 3.6 ± 0.20
- Inner height (hatched area): 2.5
- Pin No. 1 (bottom left corner)
- Index mark (bottom center)
- Scanning Direction (indicated by an arrow pointing right)
- Labels 12, 7, 6, 1 (corners of the inner rectangle)
- Label 1ch (top left corner of the inner rectangle)



* Distance from the package surface to the chip surface




Pin Connection	
1	Vss
2	Vscg
3	Vsub
4	Vscd
5	NC
6	Vss
7	Active Video
8	Dummy Video
9	EOS
10	$\phi 2$
11	$\phi 1$
12	ϕst

Type No.: S5713N

Doc No.: KQC-B15698

5. Pin-out and recommended operating conditions



Vss, Vsub, and NC should be grounded.

Terminals	Input or output	Description
$\phi 1, \phi 2$	Input (CMOS logic compatible)	Pulses for operating the MOS shift register. As the video output signal is obtained synchronized with the rise of $\phi 2$, the video data rate is equal to the clock pulse frequency.
ϕst	Input (CMOS logic compatible)	Pulse to start operation of the MOS shift register. The time interval between start pulses is equal to the signal accumulation time.
Vss	Passive node	Connected to the anode of each photodiode. This should be grounded.
Vscg	Input	Used for restricting blooming. This should be set at the base line of each input pulse and is normally the ground level.
Vscd	Input	Used for restricting blooming. This should be biased at a voltage equal to the video bias at all times.
Active video	Output	Video output signal. A positive voltage should be applied to the video line which connects the photodiode cathodes so that each photodiode is reverse-biased. It is recommended that the video bias be 2V when the amplitude of $\phi 1, \phi 2$ and ϕst is at 5V.
Dummy video	Output	This has the same structure as the active video, but is not connected to the photodiodes, so only spike noise is output. It should be biased at a voltage equal to the active video line. When in use otherwise, it should be open circuited.
Vsub	Passive node	Connected to the silicon substrate. This should be grounded.
$\overline{EOS}$	Output (CMOS logic compatible)	This should be pulled up to 5V using a 10 k Ω resistor. Negative polarity. The end of scan signal is obtained synchronized with $\phi 2$ right after the last photodiode is addressed.
NC		No connection. These should be grounded.

Type No.: S5713N

Doc No.: KQC-B15698

6. Timing chart

