PERSISTOR_CF2

CF2-C
SSM-125-L-DV-LC

CF2-B
SSM-110-L-DV-LC

CF2-A
SSM-110-L-DV-LC

SW1 FSM2JSMA /RESET
SW2 FSM2JSMA /WAKE
SW3 FSM2JSMA (PBM) /IRQ5

REG3V R2 330 ISO1 PS2701-1 JP3 JUMPER_3
(EXIT SUSPEND) /WAKE
(EXIT LPSTOP) /IRQ5
/EXT_IRQ_WAKE

JP4 JUMPER 2

U5 74AHC273
U6 74AHC373
U17 MAX3222E
U16 MAX3222E
U18 DS3234
U19 AT25160B

POWER ON RESET MONITOR/COUNTER
VTRIP WHEN VBAK=2.0VDC

U7 NCP303
R1 100k
C25 0.1uF
C29 4.7uF 10V 0805
R31 100k
2N3904 Q8
R32 1M

VSYS MONITOR AT HIGH LOAD
VTRIP WHEN VSYS=7.0V

U8 MAX836
R15 27.0k 0.1%
C28 0.1uF
R16 5.60k 0.1%

U15 MAX6371
WATCHDOG TIMER

S2	TIMEOUT
0	DISABLED
1	60s

U3 74LVC1G79
R20 100k

R19 100k
R18 100k

JP2 JUMPER 2

IO.PORT0: OUTPUTS - PUSH-PULL VCC=5V
IO.PORT1: INPUTS W/INTERNAL PULL-UPS

U9 PCAL6416A
R4 100k
R5 100k
D12 1N6263
Q2 2N7002
C18 0.1uF

U1 HIH6130
C19 0.1uF

U2 DS1683
R6 100k
R7 100k

U4A P82B96
R9 10k
R11 10K

U20A U20B U20C U20D 74AHC126
R10 10k

D14 1N6263
Q9 2N3904
R34 100k
R35 1M

D13 1N6263
Q1 2N3904
R3 100k
R17 1M

JP1 JUMPER 2

U13 AP2151D
C17 0.1uF
R12 100k
C23 10uF 35V 1210

U11 AP2151D
C16 0.1uF
R13 100k
C20 10uF 35V 1210

U12 AP2151D
C15 0.1uF
R14 100k
C22 10uF 35V 1210

U10 VN5160S-E
C27 0.1uF VSYS- 50V
R25 100k
C21 10uF 35V 1210

U14 VN5160S-E
C26 0.1uF VSYS- 50V
R26 100k
C24 10uF 35V 1210
D1 1N5819

POWER SUPPLIES
CF2_PWR
R33 1k

BYPASS CAPS: U1, U2, U3, U4, U5, U6, U9, U15, U16, U17, U18, U19, U20, U26

C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 0.1uF

DURAFET DAUGHTER BOARD
MATE: SAMTEC IM SERIES
DB1 SSM-114-L-SV-LC

EXTERNAL_COMMS_RST/WAKE
MATE: 50-57-9407
J1 70545-0041

SPECTROMETER_PWR_COMMS
MATE: 50-57-9406
J2 70545-0040

REF_DETECTOR_PWR_COMMS
MATE: 50-57-9406
J3 70545-0040

FIBERLITE_CONTROL
MATE: 50-57-9404
J4 70545-0038

EXT_I2C_CONTROL, e.g., DAQ
MATE: 50-57-9404
J5 70545-0038

FIBERLITE_POWER
MATE: 43645-0200
J6 43650-0229

EXT_PWR_CONTROL, e.g., SBE-PUMP
MATE: 43645-0200
J7 43650-0229

TP1 TP2 TP3 TP4 PAD

U4B P82B96

I2C NOTES:


SYSTEM CONTROLLER I2C ADDRESSES:
PCAL6416A_WR_ADDR=0X40
HIH6130_WR_ADDR=0X4E
INA219_WR_ADDR=0X80
DS1683_WR_ADDR=0XD6
DURAFET ISO-ATOD I2C ADDRESSES:
TCA6424A_WR_ADDR=0X44
DS2482_WR_ADDR=0X30
EXTERNAL CONTROL I2C ADDRESSES:
PCA9536_WR_ADDR=0X82
PCA9537_WR_ADDR=0X92
MCP3425_WR_ADDR=0X68


MONTEREY BAY AQUARIUM RESEARCH INSTITUTE
LUKE COLETTI - COLETTI@MBARI.ORG
7700 SANDHOLDT ROAD
MOSS LANDING, CA 95039
(831)775-1700

Title: CF2 BASED MBARI SENSOR CONTROLLER (ISUS AND DURAFET)

Size	Document Number	Rev
D	10021035	B

Date: Thursday, March 12, 2015 Sheet 1 of 2





CF2 POWER INPUTS:
CF2-VBAT (PIN 13) SUPPLIED BY VSYS+
CF2-VBBK (PIN 14) SUPPLIED BY REG3V
CF2-VREG (PIN 9) SUPPLIED BY REG3.3V

CF2 POWER OUTPUTS:
CF2-VBAK (PIN 5) POWERS BOTH U7 AND U27 (NCP303)
CF2-VLIN (PIN 11) NOT USED

POWER MONITOR RESET NOTES:
If CF2-VREG (REG3.3V) is below 3.1V and CF2-VBBK (REG3V) is >= 2V, the MAX6367 will continue to hold the 68332 in reset.

If CF2-VREG (REG3.3V) is below 3.1V and CF2-VBBK (REG3V) is < 2V, the NCP303 (which actually monitors CF2-VBAK) will force the MSP430 into reset and stop the external crystal feed into the 68332. The NCP303 will continue to work and hold the MSP430 reset down to CF2-VBBK (REG3V) 0.7V and has 100ms of hysteresis.

SHUTDOWN PIN NOTES:
The FDV303N N-FET exists to prevent suspend in the case of missing or depleted CF2-VBBK. A fortunate side effect is that it also decreases the /SHDN level generated by the LT1521's internal 2-5uA 7V clamped pullup (the LTC1625 generates 2.5uA/4uA typ/max and the LT1529 generates 4.5uA/10uA typ/max) enough so that the MSP430's /PDFF input is well below the 3.6V maximum.

There is also a P-FET (not shown) controlled by the MSP430 that actively drives /SHDN high for 50us at the conclusion of a suspend to help kick start any capacitive loading from monitoring circuits.

POWER SUPPLY SEQUENCING NOTES:
POWER UP:
NCP303 MONITORS CF2-VBAK AND KEEPS /SHDN PULLED LOW UNTIL IT RISES ABOVE 2.0VDC. THE PROGRAMMABLE TIME DELAY SEQUENCES THE ACTIVATION OF CF2-VREG (REG3.3V) TO BE 2.2 SECS AFTER THE MSP430 HAS COME OUT OF RESET.

POWER DOWN:
NCP303 WILL PULL /SHDN LOW WHEN CF2-VBAK FALLS BELOW 2.0VDC. THE MSP430 WILL BE GOING INTO RESET AT THIS POINT AS WELL. THEREFORE, ANY POWER CYCLE THAT ALLOWS CF2-VBAK TO FALL BELOW 2.0VDC SHOULD RESULT IN A SUCCESSFUL REBOOT OF THE CF2.

SYSTEM RECOVERY NOTES:
TO FORCE THE CF2 INTO A KNOWN STATE FOLLOW THIS PROCEDURE:
1) UNPOWER THE CF2 FOR 5 SECS (TO ALLOW REG3V TO FALL BELOW 2.0VDC, WHICH WILL ENSURE A REBOOT).
2) ASSERT THE CTS LINE (RS232 HIGH AT J1.4)
3) POWER THE CF2 BACK UP.
4) THE CF2 SHOULD REBOOT INTO THE PERSISTENT BOOT MONITOR (PBM).
5) CONFIRM AND RELEASE CTS (/IRQ5).
6) FROM THE PBM PROMPT ENTER: "pico"
7) FROM THE PICODOS PROMPT ENTER: "ccc 1"
8) FROM THE PICODOS PROMPT ENTER: "app"

MONTEREY BAY AQUARIUM RESEARCH INSTITUTE
7700 SANDHOLDT ROAD
MOSS LANDING, CA 95039
(831)775-1700
LUKE COLETTI - COLETTI@MBARI.ORG

Title: CF2 BASED MBARI SENSOR CONTROLLER (ISUS AND DURAFET)

Size	Document Number	Rev
D	10021035	B

Date: Saturday, March 28, 2015 Sheet 1 of 2