## Implement Log

Created on 08:56:36 12/02/04

InputFile = C:/Projects/genosensor/2g/CPLDs/Sleepy/SleepyPLD/implement/xie0.ini
Executing C:\Xilinx\bin\nt\ngdbuild.exe -p R3384XLTQ144-7 -sd "C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\synthesis" -sd "C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\compile" -sd "C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\src" -sd "C:\Program Files\Aldec\Active-HDL 6.2\vlib\XC9500\compile" -uc "SleepyPLD.ucf" "SleepyPLD.ngc" "SleepyPLD.ngd"
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set XILINX=C:\Xilinx
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set PATH=C:\Xilinx\bin\nt
Release 6.1i - ngdbuild G.26
Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved.
Command Line: ngdbuild -p R3384XLTQ144-7 -sd
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\synthesis -sd
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\compile -sd
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\src -sd "C:\Program
Files\Aldec\Active-HDL 6.2\vlib\XC9500\compile" -uc SleepyPLD.ucf SleepyPLD.ngc
SleepyPLD.ngd
Reading NGO file
"C:/Projects/genosensor/2g/CPLDs/Sleepy/SleepyPLD/implement/ver0/rev0/SleepyPLD.
ngc" ...
Reading component libraries for design expansion...
Annotating constraints to design from file "SleepyPLD.ucf" ...
Checking timing specifications ...
Checking expanded design ...
NGDBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0
Total memory usage is 36500 kilobytes
Writing NGD file "SleepyPLD.ngd" ...
Writing NGDBUILD log file "SleepyPLD.bld"...
NGDBUILD done.
Executing C:\Xilinx\bin\nt\cpldfit.exe -p XCR3384XL-7-TQ144 -loc on -slew slow -init low -unused pullup -terminate float -optimize density -nofbnand -inputs 32 -pterms 28 -inreg on -blkfanin 38 "SleepyPLD.ngd"
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set XILINX=C:\Xilinx
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set PATH=C:\Xilinx\bin\nt
Release 6.1i - CPLD Optimizer/Partitioner G.26
Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved.
Cpld:987 - An internal tristate buffer 'outDATA<7>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<6>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<5>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<4>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<3>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<2>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<1>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<0>\$WA0' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<0>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<7>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<6>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<2>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<5>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<4>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<3>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<0>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<1>\$WA1' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<1>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<2>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<3>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<4>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<5>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<6>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<7>\$WA2' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<0>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<1>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<2>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<3>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<4>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<5>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<6>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:987 - An internal tristate buffer 'outDATA<7>\$WA3' is detected.
The logic is being translated to a mux implementation.
Cpld:1007 - Removing unused input(s) 'PC104_RESET'. The input(s) are
unused after optimization. Please verify functionality via simulation.
Considering device XCR3384XL-7-TQ144.
Re-checking device resources ...
...
Synthesizing and Optimizing...
....................
....
......
.....
.
.
......
...
..
.
....
....
..
.....
..
..
.
...........
....
...
.......
...o
.......
Fitting...
.
.....................
....
...o
Cpld:829 - Signal 'IOCHCHK_MC.TRST' has been minimized to 'GND'.
Cpld:829 - Signal 'ENDXFR_MC.TRST' has been minimized to 'GND'.
Design SleepyPLD has been optimized and fit into device XCR3384XL-7-TQ144.
Executing C:\Xilinx\bin\nt\tsim.exe "SleepyPLD.vm6" "SleepyPLD.nga"
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set XILINX=C:\Xilinx
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set PATH=C:\Xilinx\bin\nt
Release 6.1i - CPLD Timing Simulation Interface G.26
Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved.
Creating NGA for simulation.
Speed File: Version 6.0
Executing C:\Xilinx\bin\nt\netgen.exe -sim -ofmt verilog -sdf_path c:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement "SleepyPLD.nga" "C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0\time_sim.v"
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set XILINX=C:\Xilinx
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set PATH=C:\Xilinx\bin\nt
Release 6.1i - netgen G.26
Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved.
Reading design SleepyPLD.nga ...
Flattening design ...
Flattening design completed.
Specializing design ...
Specializing design completed.
Preping physical only global signals ...
Preping design's networks ...
Preping design's macros ...
Writing Verilog SDF file
c:\projects\genosensor\2g\cplds\sleepy\sleepypld\implement\time_sim.sdf ...
Writing Verilog netlist file
C:/Projects/genosensor/2g/CPLDs/Sleepy/SleepyPLD/implement/ver0/rev0/time_sim.v
...
INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
simulator compile and invocation commands in order to allow proper
initialization of the design. If simulation is performed within Project
Navigator, this will be taken care of automatically. For more information on
compiling and performing Xilinx simulation, consult the online Synthesis and
Simulation Design Guide:
http://support.xilinx.com/support/software_manuals.htm
Total memory usage is 35784 kilobytes
Created netgen log file
'C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0\time_sim.n
lf'.
Executing C:\Xilinx\bin\nt\hprep6.exe -i "SleepyPLD" -r jed -a -l "SleepyPLD.log" -n "SleepyPLD"
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set XILINX=C:\Xilinx
C:\Projects\genosensor\2g\CPLDs\Sleepy\SleepyPLD\implement\ver0\rev0>set PATH=C:\Xilinx\bin\nt
Release 6.1i - Programming File Generator G.26
Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved.
Implementation ver0->rev0: 0 error(s), 35 warning(s)
Implementation ended with warning(s).