Implement Log
Created on 4:19:29 PM 4/17/2009
InputFile = c:/dwarf_fpgas/dpress/implement/xie1.ini
Executing "C:\Xilinx\10.1\ISE\bin\nt\ngdbuild.exe" -p R3384XLTQ144-7 -sd "c:\dwarf_fpgas\dpress\synthesis" -sd "c:\dwarf_fpgas\dpress\compile" -sd "c:\dwarf_fpgas\dpress\src" -sd "C:\Program Files\Aldec\Active-HDL 8.1\vlib\XC9500\compile" -uc "dpress.ucf" "dpress.ngc" "dpress.ngd"
Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
Gathering constraint information from source properties...
Done.
Applying constraints in "dpress.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...
Checking expanded design ...
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0
Writing NGD file "dpress.ngd" ...
Writing NGDBUILD log file "dpress.bld"...
NGDBUILD done.
Executing "C:\Xilinx\10.1\ISE\bin\nt\cpldfit.exe" -p XCR3384XL-7-TQ144 -loc on -slew fast -init low -unused pullup -terminate float -optimize density -nofbnand -inputs 32 -pterms 28 -inreg on -blkfanin 38 "dpress.ngd"
Release 10.1.03 - CPLD Optimizer/Partitioner K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
INFO:Cpld - Inferring BUFG constraint for signal 'baclk_ipad' based upon the LOC
constraint 'P128'. It is recommended that you declare this BUFG explicitedly
in your design. Note that for certain device families the output of a BUFG
constraint can not drive a gated clock, and the BUFG constraint will be
ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'bsmclk_ipad' based upon the
LOC constraint 'P127'. It is recommended that you declare this BUFG
explicitedly in your design. Note that for certain device families the output
of a BUFG constraint can not drive a gated clock, and the BUFG constraint
will be ignored.
Considering device XCR3384XL-7-TQ144.
Re-checking device resources ...
...
Synthesizing and Optimizing...
....................
.
...........
..
.......
....
...........
.......
......
............
.......
..............
.
..........
...o
......
.
Fitting...
.
Cpld - Unable to map all desired signals into function block, FB18.
Buffering output signal ad_iopad<5> to allow all signals assigned to this
function block to be placed.
.......
...o
Design dpress has been optimized and fit into device XCR3384XL-7-TQ144.
Executing "C:\Xilinx\10.1\ISE\bin\nt\tsim.exe" "dpress.vm6" "dpress.nga"
Release 10.1.03 - CPLD Timing Simulation Interface K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
Creating NGA for simulation.
Speed File: Version 6.0
Executing "C:\Xilinx\10.1\ISE\bin\nt\netgen.exe" -w -sim -ofmt verilog -sdf_anno true -sdf_path C:\dwarf_fpgas\dpress\implement -insert_glbl true "dpress.nga" "time_sim.v"
Release 10.1.03 - CPLD Timing Simulation Interface K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
Creating NGA for simulation.
Speed File: Version 6.0
pgas\dpress\implement -insert_glbl true dpress.nga time_sim.v
Reading design 'dpress.nga' ...
Flattening design ...
Processing design ...
Preping design's networks ...
Preping design's macros ...
Writing Verilog SDF file 'c:\dwarf_fpgas\dpress\implement\time_sim.sdf' ...
Writing Verilog netlist file 'time_sim.v' ...
INFO:NetListWriters:633 - The generated Verilog netlist contains Xilinx SIMPRIM
simulation primitives and has to be used with SIMPRIM simulation library for
correct compilation and simulation.
INFO:NetListWriters - Setup Simulation - To perform a setup simulation, specify
values in the Maximum (MAX) field with the following command line modifier:
-SDFMAX
INFO:NetListWriters - Hold Simulation - To perform the most accurate hold
simulation, specify values in the Minimum (MIN) field with the following
command line modifier: -SDFMIN
INFO:NetListWriters:665 - For more information on how to pass the SDF switches
to the simulator, see your Simulator tool documentation.
Number of warnings: 0
Number of info messages: 4
Total memory usage is 63032 kilobytes
Created netgen log file 'time_sim.nlf'.
Executing "C:\Xilinx\10.1\ISE\bin\nt\hprep6.exe" -i "dpress"
Release 10.1.03 - Programming File Generator K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
Implementation ver1->rev1: 0 error(s), 1 warning(s)
Implementation ended with warning(s).