`timescale 1ns/1ns

module  oscillator #(parameter HALF_PERIOD = 100)(
	output reg clock_o
);	  
	initial	begin	                       
		clock_o <= 1'b0;
		forever                    	
			#(HALF_PERIOD) clock_o = ~clock_o;	
	end	
endmodule