(ExpressProject "NodeTimeDistribution" (ProjectVersion "19981106") (ProjectType "PCB") (Folder "Design Resources" (Folder "Library") (NoModify) (File ".\nodetimedistribution.dsn" (Type "Schematic Design")) (BuildFileAddedOrDeleted "x") (CompileFileAddedOrDeleted "x") (DRC_Scope "0") (DRC_Action "0") (DRC_Create_Warnings "FALSE") (DRC_View_Output "FALSE") (DRC_Preserved_Waived "FALSE") (DRC_Run_Electrical_Rules "TRUE") (DRC_Run_Physical_Rules "FALSE") (DRC_Report_File "M:\NODETIMEDISTRIBUTION\NTD_SCH_PCB\ALLEGRO\NODETIMEDISTRIBUTION.DRC") (DRC_Check_Ports "FALSE") (DRC_Check_Off-Page_Connectors "FALSE") (DRC_Report_Ports_and_Off-page_Connectors "FALSE") (DRC_SDT_Compatibility "FALSE") (DRC_Report_Off-grid_Objects "FALSE") (DRC_Check_Unconnected_Nets "TRUE") (DRC_Check_for_Misleading_TAP "FALSE") (DRC_Report_Netnames "FALSE") (DRC_Check_Single_Node_Nets "TRUE") (DRC_Run_Electrical_Custom_DRC "FALSE") (DRC_Check_No_Driving_Source "TRUE") (DRC_Check_Duplicate_NetNames "TRUE") (DRC_Check_Floating_Pins "TRUE") (DRC_Check_Physical_Power_Pins_Visibility "TRUE") (DRC_Check_PCB_Footprint_Property "TRUE") (DRC_Check_Normal_Convert_View_Sync "TRUE") (DRC_Check_Incorrect_PinGroup_Assignment "TRUE") (DRC_Check_High_Speed_Props_Syntax "TRUE") (DRC_Check_Missing_Pin_Numbers "TRUE") (DRC_Check_Device_With_No_Pins "TRUE") (DRC_Check_Power_Ground_Short "TRUE") (DRC_Identical_References "TRUE") (DRC_Type_Mismatch "TRUE") (DRC_Visible_Power_pins "FALSE") (DRC_Report_Unused_Part_Packages "TRUE") (DRC_Check_Name_Prop_For_HierBlocks "TRUE") (DRC_Run_Physical_Custom_DRC "FALSE") (Netlist_TAB "0") (OTHER_Part_Value "{Value}") (OTHER_Netlist_File "NODETIMEDISTRIBUTION.NET") (OTHER_Netlist_File2 "NODETIMEDISTRIBUTION.CMP") (OTHER_View_Output "TRUE") (OTHER_View_Output2 "FALSE") (OTHER_Formatter "orWirelist64.dll") (OTHER_PCB_Footprint "{PCB Footprint}") (OTHER_Switch0 "FALSE") (OTHER_Switch1 "TRUE") (OTHER_Switch2 "FALSE") (OTHER_Switch3 "FALSE") (OTHER_Switch4 "FALSE") (OTHER_Switch5 "FALSE") (OTHER_Switch6 "FALSE") ("Create Allegro Netlist" "TRUE") ("Allegro Netlist Directory" ".") ("View Allegro Netlist Files" "FALSE") ("Allegro Netlist Create DCF File" "FALSE") ("Update Allegro Board" "FALSE") ("Allegro Netlist Output Board File" "allegro\NODETIMEDISTRIBUTION.brd") ("Allegro Netlist Remove Etch" "FALSE") ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE") ("Allegro Netlist Open Board in Allegro" "ALLEGRO") ("Allegro Setup Backup Versions" "3") ("Allegro Setup Ignore Constraints" "FALSE") ("Allegro Setup Part Type Length" "31") ("Allegro Netlist Combine Property String" "PCB Footprint") ("Allegro Netlist Ignore Fixed Property" "FALSE") ("Allegro Netlist User Defined Property" "FALSE") (Backannotation_TAB "0") ("Allegro Backannotation Run Genfeed" "TRUE") ("Allegro Backannotation Board File" "M:\NodeTimeDistribution\NTD_SCH_PCB\allegro\NODETIMEDISTRIBUTION.brd") ("Allegro Backannotation Netlist Directory" "M:\NodeTimeDistribution\NTD_SCH_PCB\allegro") ("Allegro Backannotation Output File" "allegro\NODETIMEDISTRIBUTION.swp") ("Allegro Backannotation Update Schematic" "TRUE") ("Allegro Backannotation View Output" "FALSE") ("Allegro Setup Output Warnings" "FALSE")) (Folder "Outputs" (File ".\nodetimedistribution.drc" (Type "Report")) (File ".\nodetimedistribution.net" (Type "Report")) (File ".\pstxnet.dat" (Type "Report") (DisplayName "pstxnet.dat")) (File ".\pstxprt.dat" (Type "Report") (DisplayName "pstxprt.dat")) (File ".\pstchip.dat" (Type "Report") (DisplayName "pstchip.dat")) (File ".\pinview.dat" (Type "Report") (DisplayName "pinView.dat")) (File ".\netview.dat" (Type "Report") (DisplayName "netView.dat")) (File ".\funcview.dat" (Type "Report") (DisplayName "funcView.dat")) (File ".\compview.dat" (Type "Report") (DisplayName "compView.dat")) (File ".\allegro\nodetimedistribution.swp" (Type "Report") (DisplayName "NODETIMEDISTRIBUTION.swp"))) (Folder "Referenced Projects") (PartMRUSelector (SMA_JACK (FullPartName "SMA_JACK.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT1.OLB") (DeviceIndex "0")) (CON3 (FullPartName "CON3.Normal") (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB") (DeviceIndex "0")) (CD74HC4049 (FullPartName "CD74HC4049C.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "2")) (74hc4049 (FullPartName "74hc4049A.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT2.OLB") (DeviceIndex "0")) (4N37S (FullPartName "4N37S.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "0")) (CON4 (FullPartName "CON4.Normal") (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB") (DeviceIndex "0")) (CON2 (FullPartName "CON2.Normal") (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB") (DeviceIndex "0")) (CON16 (FullPartName "CON16.Normal") (LibraryName "C:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB") (DeviceIndex "0")) (74AC00 (FullPartName "74AC00D.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "3")) (OFFPAGELEFT-L (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB") (DeviceIndex "0")) (GND_EARTH (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB") (DeviceIndex "0")) (SN74LVC2G157 (FullPartName "SN74LVC2G157.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "0")) (74AHC1G79 (FullPartName "74AHC1G79.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "0")) (MAX6814 (FullPartName "MAX6814.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DRT3.OLB") (DeviceIndex "0")) (C (FullPartName "C.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0")) (MC74HC14 (FullPartName "MC74HC14.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\GATE.OLB") (DeviceIndex "5")) ("CAP NP" (FullPartName "CAP NP.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0")) (GND (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB") (DeviceIndex "0")) (2N2222 (FullPartName "2N2222.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\TRANSISTOR.OLB") (DeviceIndex "0")) (R (FullPartName "R.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0")) (4N37 (FullPartName "4N37.Normal") (LibraryName "C:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB") (DeviceIndex "0"))) (MPSSessionName "drthom") (LastUsedLibraryBrowseDirectory "C:\Cadence\SPB_17.2\tools\capture\library") (GlobalState (FileView (Path "Design Resources") (Path "Design Resources" ".\nodetimedistribution.dsn") (Path "Design Resources" ".\nodetimedistribution.dsn" "NodeTimeDistribution") (Path "Design Resources" ".\nodetimedistribution.dsn" "BlkDiagram") (Path "Design Resources" ".\nodetimedistribution.dsn" "Design Cache") (Path "Outputs") (Select "Design Resources" ".\nodetimedistribution.dsn" "NodeTimeDistribution" "SCH, NTD WATCHDOG")) (HierarchyView) (Doc (Type "COrCapturePMDoc") (Frame (Placement "44 2 3 -1 -1 -8 -31 0 200 0 690")) (Tab 0)) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 0 1 -1 -1 -8 -31 52 1129 52 781") (Scroll "0 0") (Zoom "118") (Occurrence "/")) (Path "M:\NODETIMEDISTRIBUTION\NTD_SCH_PCB\ALLEGRO\NODETIMEDISTRIBUTION.DSN") (Schematic "NodeTimeDistribution") (Page "SCH, NTD, 8 WAY FAN-OUT")) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 0 1 -1 -1 -8 -31 78 1711 78 861") (Scroll "0 0") (Zoom "118") (Occurrence "/")) (Path "M:\NODETIMEDISTRIBUTION\NTD_SCH_PCB\ALLEGRO\NODETIMEDISTRIBUTION.DSN") (Schematic "NodeTimeDistribution") (Page "SCH, NTD WATCHDOG")) (Doc (Type "COrSchematicDoc") (Frame (Placement "44 0 1 -1 -1 -8 -31 104 1737 104 887") (Scroll "0 0") (Zoom "117")) (Path "M:\NODETIMEDISTRIBUTION\NTD_SCH_PCB\ALLEGRO\NODETIMEDISTRIBUTION.DSN") (Schematic "BlkDiagram") (Page "NTD_BLK_DIAGRAM"))) (ISPCBBASICLICENSE "false"))