




Figure 52-1 CSPI Timing

Table 52-3 CSPI timing Characteristic

Num	CHARACTERISTIC	MIN	MAX	Unit
1	$\overline{SPIRDY}$ to $\overline{SS}$ output low	-	4	T^1
2	$\overline{SS}$ output low to first SCLK edge	2	-	T
3	Last SCLK edge to $\overline{SS}$ output high	2	-	T
4	$\overline{SS}$ output high to $\overline{SPIRDY}$ low	1	-	T
5	$\overline{SS}$ output pulse width/ input pulse width	$2 \cdot ipg_clk + WAIT^2$	-	T
6	$\overline{SS}$ input low to first valid data	2	-	T
7	Last valid data to $\overline{SS}$ output high	1	-	T
8	pause between data word	4	-	T

¹T = SPI clock period.

²Number of SPI clock or 32.768KHz clocks per Sample Period Control Register. For 32.768KHz clock source, there may be an uncertainty of one 32.768KHz clock period that is caused by clock domain crossing in design.