PRELIMINARY

AMD

Am29LV800T/Am29LV800B

8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit) CMOS 3.0 Volt-only, Sectored Flash Memory

DISTINCTIVE CHARACTERISTICS

- **Extended voltage range 2.7 to 3.6 V for read and write operations**
  - — Minimizes system level power requirements
- **Compatible with JEDEC-standards**
  - — Pinout and software compatible with single-power supply flash
  - — Superior inadvertent write protection
- **Package options**
  - — 44-pin SO
  - — 48-pin TSOP
- **Minimum 100,000 write/erase cycles guaranteed**
- **High performance**
  - — 100 ns maximum access time
- **Sector architecture**
  - — One 8 Kword, two 4 Kwords, one 16 Kwords, and fifteen 32 Kwords in word mode.
  - — One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbytes in byte mode.
  - — Any combination of sectors can be erased. Also supports full chip erase.
- **Sector protection**
  - — Hardware method that disables any combination of sectors from write or erase operations. Implemented using standard PROM programming equipment.
- **Embedded Erase Algorithms**
  - — Automatically pre-programs and erases the chip or any sector
- **Embedded Program Algorithms**
  - — Automatically programs and verifies data at specified address
- **$\overline{\text{Data}}$ Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready/$\overline{\text{Busy}}$ output (RY/$\overline{\text{BY}}$)**
  - — Hardware method for detection of program or erase cycle completion
- **Erase Suspend/Resume**
  - — Supports reading data from or programming data to a sector not being erased
- **Low current consumption**

  Typical values at 5 MHz:
  - — 10 mA active read current for byte mode
  - — 10 mA active read current for word mode
  - — 20 mA program/erase current
- **Advanced power management**
  - — 1 µA typical in standby mode
  - — 1 µA typical in automatic sleep mode
- **Boot Code Sector Architecture**
  - — T = Top sector
  - — B = Bottom sector
- **Hardware $\overline{\text{RESET}}$ pin**
  - — Resets internal state machine to the read mode

GENERAL DESCRIPTION

The Am29LV800 is an 8 Mbit, 3.0 Volt-only Flash memory organized as 1 Mbyte of 8 bits each or 512K words of 16 bits each. For flexible erase and program capability, the 8 Mbits of data is divided into 19 sectors of one 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and fifteen 64 Kbytes. The x8 data appears on DQ0–DQ7; the x16 data appears on DQ0-DQ15. The Am29LV800 is offered in 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed in-system with the standard system 3.0 Volt V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The standard Am29LV800 offers access times of 100 ns, 120 ns, and 150 ns, allowing operation of high speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$) and output enable ($\overline{\text{OE}}$) controls.

The Am29LV800 is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The Am29LV800 is programmed by executing the program command sequence. This will invoke the

Publication# **20478** Rev. **A** Amendment **/0**
Issue Date: **January 1996**

Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

This device also features a sector erase architecture. This allows for sectors of memory to be erased and reprogrammed without affecting the data contents of other sectors. A sector is typically erased and verified within 1.0 second. The Am29LV800 is fully erased when shipped from the factory.

The Am29LV800 device also features hardware sector protection. This feature will disable both program and erase operations in any combination of ninteen sectors of memory.

AMD has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of time to read data from or program data to a sector that was not being erased. Thus, true background erase can be achieved.

The device features single 3.0 Volt power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The end of program or erase is detected by the RY/$\overline{BY}$ pin. $\overline{Data}$ Polling of DQ7, or by the Toggle Bit (DQ6). Once the end of a program or erase cycle has been completed, the device automatically resets to the read mode.

The Am29LV800 also has a hardware $\overline{RESET}$ pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm will be terminated. The internal state machine will then be reset into the read mode. The $\overline{RESET}$ pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device will be automatically reset to the read mode and will have erroneous data stored in the address locations being operated on. These locations will need re-writing after the Reset. Resetting the device will enable the system's microprocessor to read the boot-up firmware from the Flash memory.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The Am29LV800 memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

Flexible Sector Architecture

- One 8 Kword, two 4 Kwords, one 16 Kword, and fifteen 32 Kwords sectors in word mode
- One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbyte sectors in byte mode
- Individual-sector or multiple-sector erase capability
- Sector protection is user definable

		(x8) Address Range	(x16) Address Range
SA18	16 Kbytes 8 Kwords	FC000h-FFFFFh	7E000h-7FFFFh
SA17	8 Kbytes 4 Kwords	FA000h-FBFFFh	7D000h-7DFFFh
SA16	8 Kbytes 4 Kwords	F8000h-F9FFFh	7C000h-7CFFFh
SA15	32 Kbytes 16 Kwords	F0000h-F7FFFh	78000h-7BFFFh
SA13	64 Kbytes 32 Kwords	E0000h-EFFFFh	70000h-77FFFh
SA14	64 Kbytes 32 Kwords	D0000h-DFFFFh	68000h-6FFFFh
SA12	64 Kbytes 32 Kwords	C0000h-CFFFFh	60000h-67FFFh
SA11	64 Kbytes 32 Kwords	B0000h-BFFFFh	58000h-5FFFFh
SA10	64 Kbytes 32 Kwords	A0000h-AFFFFh	50000h-57FFFh
SA9	64 Kbytes 32 Kwords	90000h-9FFFFh	48000h-4FFFFh
SA8	64 Kbytes 32 Kwords	80000h-8FFFFh	40000h-47FFFh
SA7	64 Kbytes 32 Kwords	70000h-7FFFFh	38000h-3FFFFh
SA6	64 Kbytes 32 Kwords	60000h-6FFFFh	30000h-37FFFh
SA5	64 Kbytes 32 Kwords	50000h-5FFFFh	28000h-2FFFFh
SA4	64 Kbytes 32 Kwords	40000h-4FFFFh	20000h-27FFFh
SA3	64 Kbytes 32 Kwords	30000h-3FFFFh	18000h-1FFFFh
SA2	64 Kbytes 32 Kwords	20000h-2FFFFh	10000h-17FFFh
SA1	64 Kbytes 32 Kwords	10000h-1FFFFh	08000h-0FFFFh
SA0	64 Kbytes 32 Kwords	00000h-0FFFFh	00000h-07FFFh

20478A-1

Am29LV800T Sector Architecture

		(x8) Address Range	(x16) Address Range
SA18	64 Kbytes 32 Kwords	F0000h-FFFFFh	78000h-7FFFFh
SA17	64 Kbytes 32 Kwords	E0000h-EFFFFh	70000h-77FFFh
SA16	64 Kbytes 32 Kwords	D0000h-DFFFFh	68000h-6FFFFh
SA15	64 Kbytes 32 Kwords	C0000h-CFFFFh	60000h-67FFFh
SA13	64 Kbytes 32 Kwords	B0000h-BFFFFh	58000h-5FFFFh
SA14	64 Kbytes 32 Kwords	A0000h-AFFFFh	50000h-57FFFh
SA12	64 Kbytes 32 Kwords	90000h-9FFFFh	48000h-4FFFFh
SA11	64 Kbytes 32 Kwords	80000h-8FFFFh	40000h-47FFFh
SA10	64 Kbytes 32 Kwords	70000h-7FFFFh	38000h-3FFFFh
SA9	64 Kbytes 32 Kwords	60000h-6FFFFh	30000h-37FFFh
SA8	64 Kbytes 32 Kwords	50000h-5FFFFh	28000h-2FFFFh
SA7	64 Kbytes 32 Kwords	40000h-4FFFFh	20000h-27FFFh
SA6	64 Kbytes 32 Kwords	30000h-3FFFFh	18000h-1FFFFh
SA5	64 Kbytes 32 Kwords	20000h-2FFFFh	10000h-17FFFh
SA4	64 Kbytes 32 Kwords	10000h-1FFFFh	08000h-0FFFFh
SA3	32 Kbytes 16 Kwords	08000h-0FFFFh	04000h-07FFFh
SA2	8 Kbytes 4 Kwords	06000h-07FFFh	03000h-03FFFh
SA1	8 Kbytes 4 Kwords	04000h-05FFFh	02000h-02FFFh
SA0	16 Kbytes 8 Kwords	00000h-03FFFh	00000h-01FFFh

20478A-2

Am29LV800B Sector Architecture

Notes:

The address range is A18:A-1 if in byte mode ($\overline{BYTE} = V_{IL}$).

The address range is A18:A0 if in word mode ($\overline{BYTE} = V_{IH}$).

PRODUCT SELECTOR GUIDE

Family Part No:	Am29LV800		
Ordering Part No: V_{CC} = 3.0 V +20%/-10%	**-100**	**-120**	**-150**
Max Access Time (ns)	100	120	150
$\overline{CE}$ ($\overline{E}$) Access (ns)	100	120	150
$\overline{OE}$ ($\overline{G}$) Access (ns)	40	50	55

BLOCK DIAGRAM



CONNECTION DIAGRAMS



20478A-4

CONNECTION DIAGRAMS



Standard TSOP

20478A-5



Reverse TSOP

20478A-6

PIN CONFIGURATION

A0-A18	=	19 Addresses
$\overline{BYTE}$	=	Selects 8-bit or 16-bit mode
$\overline{CE}$	=	Chip Enable
DQ0-DQ14	=	15 Data Inputs/Outputs
DQ15/A-1	=	DQ15 Data Input/Output, A-1 Address Mux
NC	=	Pin Not Connected Internally
$\overline{OE}$	=	Output Enable
$\overline{RESET}$	=	Hardware Reset Pin, Active Low
RY/$\overline{BY}$	=	Ready/$\overline{Busy}$ Output
V_{CC}	=	+3.0 Volt Single-Power Supply (+20%/-10% for -100, -120, -150)
V_{SS}	=	Device Ground
$\overline{WE}$	=	Write Enable

LOGIC SYMBOL



20478A-7

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
Am29LV800T/B-100	EC, FC, SC
Am29LV800T/B-120	EC, EI, EE, EEB, FC, FI, FE, FEB, SC, SI, SE, SEB
Am29LV800T/B-150	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 1. Am29LV800 User Bus Operations ($\overline{BYTE}$ = V_{IH})

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A0	A1	A6	A9	DQ0-DQ15	$\overline{RESET}$
Autoselect, Manufacturer Code (1)	L	L	H	L	L	L	V_{ID}	Code	H
Autoselect Device Code (1)	L	L	H	H	L	L	V_{ID}	Code	H
Read	L	L	H	A0	A1	A6	A9	D_{OUT}	H
Standby	H	X	X	X	X	X	X	HIGH Z	H
Output Disable	L	H	H	X	X	X	X	HIGH Z	H
Write	L	H	L	A0	A1	A6	A9	D_{IN} (2)	H
Enable Sector Protect (3)	L	V_{ID}	Pulse/H	L	H	L	V_{ID}	Code	H
Verify Sector Protect (4)	L	L	H	L	H	L	V_{ID}	Code	H
Temporary Sector Unprotect	X	X	X	X	X	X	X	X	V_{ID}
Reset	X	X	X	X	X	X	X	HIGH Z	L

Table 2. Am29LV800 User Bus Operations ($\overline{BYTE}$ = V_{IL})

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A0	A1	A6	A9	DQ0–DQ7	DQ8-DQ15	$\overline{RESET}$
Auto-select, Manufacturer Code (1)	L	L	H	L	L	L	V_{ID}	Code	HIGH Z	H
Auto-select Device Code (1)	L	L	H	H	L	L	V_{ID}	Code	HIGH Z	H
Read	L	L	H	A0	A1	A6	A9	D_{OUT}	HIGH Z	H
Standby	H	X	X	X	X	X	X	HIGH Z	HIGH Z	H
Output Disable	L	H	H	X	X	X	X	HIGH Z	HIGH Z	H
Write	L	H	L	A0	A1	A6	A9	D_{IN} (2)	HIGH Z	H
Enable Sector Protect (3)	L	V_{ID}	Pulse/H	L	H	L	V_{ID}	Code	HIGH Z	H
Verify Sector Protect (4)	L	L	H	L	H	L	V_{ID}	Code	HIGH Z	H
Temporary Sector Unprotect	X	X	X	X	X	X	X	X	HIGH Z	V_{ID}
Reset	X	X	X	X	X	X	X	HIGH Z	HIGH Z	L

Legend:

L = Logic 0, H = Logic 1, V_{ID} = 12.0 ±+0.5 Volts, X = Don't care. See DC Characteristics (Table 12 and 13) for voltage levels.

Notes:

1. *Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 6.*
2. *Refer to Table 6 for valid Data in (DIN) during a write operation.*
3. *Set V_{CC} = 3.0 Volts ±10%.*
4. *Refer to Sector Protect section.*

USER BUS OPERATIONS

Read Mode

The Am29LV800 has three control functions which must be satisfied in order to obtain data at the outputs:

- $\overline{CE}$ is the power control and should be used for device selection ($\overline{CE}$ = V_{IL})
- $\overline{OE}$ is the output control and should be used to gate data to the output pins if the device is selected ($\overline{OE}$ = V_{IL})
- $\overline{WE}$ remains at V_{IH}

Address access time (T_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (T_{CE}) is the delay from stable addresses and stable $\overline{CE}$ to valid data at the output pins. The output enable access time (T_{OE}) is the delay from the falling edge of $\overline{OE}$ to valid data at the output pins (assuming the addresses have been stable at least T_{ACC}–T_{OE} time).

Standby Mode

The Am29LV800 is designed to accommodate two modes for low standby power consumption. Both modes are enabled by applying the voltages specified below to the $\overline{CE}$ and $\overline{RESET}$ pins. These modes are available for either TTL/NMOS or CMOS logic level designs. The first mode, ICC3 for TTL/NMOS compatible I/Os (current consumption <1 mA max.), is enabled by applying a TTL logic level '1' (V_{IH}) to the $\overline{CE}$ control pin with $\overline{RESET}$ = V_{IH}. ICC3 for CMOS compatible I/Os (current consumption <5 µA max.), is enabled when a CMOS logic level '1' (V_{CC} ± 0.3 V) is applied to the $\overline{CE}$ control pin with $\overline{RESET}$ = V_{CC} ± 0.3 V. While in the ICC3 standby mode, the data I/O pins remain in the high impedance state independent of the voltage level applied to the $\overline{OE}$ input. See the DC Characteristics section for more details on Standby Modes.

Deselecting $\overline{CE}$ ($\overline{CE}$ = V_{IH} or V_{CC} ± 0.3 V, with $\overline{RESET}$ = V_{IH} or V_{CC} ± 0.3 V), will put the device into the ICC3 standby mode. If the device is deselected during an Embedded Algorithm™ operation, it will continue to draw active power (ICC2), prior to entering the standby mode, until the operation is complete. Subsequent reselection of the device for active operations ($\overline{CE}$ = V_{IL}) will commence pursuant to the AC timing specifications.

Automatic Sleep Mode

Advanced power management features such as the automatic sleep mode minimize Flash device energy consumption. This is extremely important in battery-powered applications. The Am29LV800 automatically enables the low-power, automatic sleep mode when addresses remain stable for 300 ns. Automatic sleep mode is independent of the $\overline{CE}$, $\overline{WE}$ and $\overline{OE}$ control signals. Typical sleep mode current draw is 1 µA. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

Output Disable

If the $\overline{OE}$ input is at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The Autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. The intent is to allow programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors (see Table 3). This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force VID (11.5–12.5 Volts) on address pin A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from V_{IL} to V_{IH}. All addresses are don't cares except A0, A1, and A6 see Table 3.

The manufacturer and device codes may also be read via the command register, for instances when the Am29LV800 is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 6, Command Definitions.

Byte 0 (A0 = V_{IL}) represents the manufacture's code and byte 1 (A0 = V_{IH}) the device identifier code. For the Am29LV800 these two bytes are given in Table 3. All identifiers for manufacturer and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing Autoselect, A1 must be V_{IL} (see Table 3). For device identification in word mode ($\overline{BYTE}$ = V_{IH}), DQ9 and DQ13 are equal to T1,U and DQ8, DQ10-12, DQ14, and DQ15 are equal to '0'.

If $\overline{BYTE}$ = V_{IH} (for word mode), the device code will be 22DAH (for top boot block) or 225BH (for bottom boot block). If $\overline{BYTE}$ = V_{IL} (for byte mode), the device code will be DAH (for top boot block) or 5BH (for bottom boot block).

In order to determine which sectors are write protected, A1 must be at V_{IH} while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ0 (DQ0 = 1).

Table 3. Autoselect/Sector Protection Codes

Type	Mode	A12-A18	A6	A1	A0	Code (HEX)	DQ8-DQ15	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer Code: AMD		X	L	L	L	01H	High-Z	0	0	0	0	0	0	0	1
29LV800 Device (Top Boot Block)	Word	X	L	L	H	22DAH	DQ9 = 1, DQ13 = 1, Others = 0	1	1	0	1	1	0	1	0
	Byte	X				DAH	High-Z								
29LV800 Device (Bottom Boot Block)	Word	X	L	L	H	225BH	DQ9 = 1, DQ13 = 1, Others = 0	0	1	0	1	1	0	1	1
	Byte	X				5BH	High-Z								
Sector Protection		Set Sector Addresses	L	H	L	01H*	X	0	0	0	0	0	0	0	1

X = Don't care.

** Outputs 01H at protected sector addresses.*

Table 4. Sector Address Tables (Am29LV800T)

	A18	A17	A16	A15	A14	A13	A12	Sector Size	(x8) Address Range	(x16) Address Range
SA0	0	0	0	0	X	X	X	64 Kbytes 32 Kwords	00000h-0FFFFh	00000h-07FFFh
SA1	0	0	0	1	X	X	X	64 Kbytes 32 Kwords	10000h-1FFFFh	08000h-0FFFFh
SA2	0	0	1	0	X	X	X	64 Kbytes 32 Kwords	20000h-2FFFFh	10000h-17FFFh
SA3	0	0	1	1	X	X	X	64 Kbytes 32 Kwords	30000h-3FFFFh	18000h-1FFFFh
SA4	0	1	0	0	X	X	X	64 Kbytes 32 Kwords	40000h-4FFFFh	20000h-27FFFh
SA5	0	1	0	1	X	X	X	64 Kbytes 32 Kwords	50000h-5FFFFh	28000h-2FFFFh
SA6	0	1	1	0	X	X	X	64 Kbytes 32 Kwords	60000h-6FFFFh	30000h-37FFFh
SA7	0	1	1	1	X	X	X	64 Kbytes 32 Kwords	70000h-7FFFFh	38000h-3FFFFh
SA8	1	0	0	0	X	X	X	64 Kbytes 32 Kwords	80000h-8FFFFh	40000h-47FFFh
SA9	1	0	0	1	X	X	X	64 Kbytes 32 Kwords	90000h-9FFFFh	48000h-4FFFFh
SA10	1	0	1	0	X	X	X	64 Kbytes 32 Kwords	A0000h-AFFFFh	50000h-57FFFh
SA11	1	0	1	1	X	X	X	64 Kbytes 32 Kwords	B0000h-BFFFFh	58000h-5FFFFh
SA12	1	1	0	0	X	X	X	64 Kbytes 32 Kwords	D0000h-CFFFFh	60000h-67FFFh
SA13	1	1	0	1	X	X	X	64 Kbytes 32 Kwords	D0000h-DFFFFh	68000h-6FFFFh
SA14	1	1	1	0	X	X	X	64 Kbytes 32 Kwords	E0000h-EFFFFh	70000h-77FFFh
SA15	1	1	1	1	0	X	X	32 Kbytes 16 Kwords	F0000h-F7FFFh	78000h-7BFFFh
SA16	1	1	1	1	1	0	0	8 Kbytes 4 Kwords	F8000h-F9FFFh	7C000h-7CFFFh
SA17	1	1	1	1	1	0	1	8 Kbytes 4 Kwords	FA000h-FBFFFh	7D000h-7DFFFh
SA18	1	1	1	1	1	1	X	16 Kbyte 8 Kwords	FC000h-FFFFFh	7E000h-7FFFFh

Note:

The address range is A18:A-1 if in byte mode ($\overline{BYTE} = V_{IL}$). The address range is A18:A0 if in word mode ($\overline{BYTE} = V_{IH}$).

Table 5. Sector Address Tables (Am29LV800B)

	A18	A17	A16	A15	A14	A13	A12	Sector Size	(x8) Address Range	(x16) Address Range
SA0	0	0	0	0	0	0	X	16 Kbytes 8 Kwords	00000h-03FFFh	00000h-01FFFh
SA1	0	0	0	0	0	1	0	8 Kbytes 4 Kwords	04000h-05FFFh	02000h-02FFFh
SA2	0	0	0	0	0	1	1	8 Kbytes 4 Kwords	06000h-07FFFh	03000h-03FFFh
SA3	0	0	0	0	1	X	X	32 Kbytes 16 Kwords	08000h-0FFFFh	04000h-07FFFh
SA4	0	0	0	1	X	X	X	64 Kbytes 32 Kwords	10000h-1FFFFh	08000h-0FFFFh
SA5	0	0	1	0	X	X	X	64 Kbytes 32 Kwords	20000h-2FFFFh	10000h-17FFFh
SA6	0	0	1	1	X	X	X	64 Kbytes 32 Kwords	30000h-3FFFFh	18000h-1FFFFh
SA7	0	1	0	0	X	X	X	64 Kbytes 32 Kwords	40000h-4FFFFh	20000h-27FFFh
SA8	0	1	0	1	X	X	X	64 Kbytes 32 Kwords	50000h-5FFFFh	28000h-2FFFFh
SA9	0	1	1	0	X	X	X	64 Kbytes 32 Kwords	60000h-6FFFFh	30000h-37FFFh
SA10	0	1	1	1	X	X	X	64 Kbytes 32 Kwords	70000h-7FFFFh	38000h-3FFFFh
SA11	1	0	0	0	X	X	X	64 Kbytes 32 Kwords	80000h-8FFFFh	40000h-47FFFh
SA12	1	0	0	1	X	X	X	64 Kbytes 32 Kwords	90000h-9FFFFh	48000h-4FFFF
SA13	1	0	1	0	X	X	X	64 Kbytes 32 Kwords	A0000h-AFFFFh	50000h-57FFFh
SA14	1	0	1	1	X	X	X	64 Kbytes 32 Kwords	B0000h-BFFFFh	58000h-5FFFFh
SA15	1	1	0	0	X	X	X	64 Kbytes 32 Kwords	C0000h-CFFFFh	60000h-67FFFh
SA16	1	1	0	1	X	X	X	64 Kbytes 32 Kwords	D0000h-DFFFFh	68000h-6FFFFh
SA17	1	1	1	0	X	X	X	64 Kbytes 32 Kwords	E0000h-EFFFFh	70000h-77FFFh
SA18	1	1	1	1	X	X	X	64 Kbytes 32 Kwords	F0000h-FFFFFh	78000h-7FFFFh

Note:

The address range is A18:A-1 if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A18:A0 if in word mode ($\overline{\text{BYTE}} = V_{IH}$).

Write

Device erasure and programming are accomplished via the command register. The command register is written by bringing $\overline{WE}$ to V_{IL}, while $\overline{CE}$ is at V_{IL} and $\overline{OE}$ is at V_{IH}. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs later, while data is latched on the rising edge of the $\overline{CE}$ or $\overline{WE}$ pulse, whichever occurs first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protect

Sectors of the Am29LV800 may be hardware protected at the user's factory with external programming equipment. The protection circuitry will disable both program and erase functions for the protected sectors, making the protected sectors read-only. Requests to program or erase a protected sector will be ignored by the device. If the user attempts to write to a protected sector, $\overline{DATA}$ Polling will be activated for about 1 µs; the device will then return to read mode, with data from the protected sector unchanged. If the user attempts to erase a protected sector, Toggle Bit will be activated for about 50 µs; the device will then return to read mode, without having erased the protected sector.

It is possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order address A18-A12 represents the sector address, will produce a logical '1' at DQ0 for a protected sector.

Temporary Sector Unprotect

The sectors of the Am29LV800 may be temporarily unprotected by raising the $\overline{RESET}$ pin to 12.0 Volts (V_{ID}). During this mode, formerly protected sectors can be programmed or erased with standard command sequences by selecting the appropriate byte or sector addresses. Once the $\overline{RESET}$ pin goes to TTL level (V_{IH}), all the previously protected sectors will be protected again.



Figure 1. Temporary Sector Unprotect Timing Diagram

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. **Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode**. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress.

Read/Reset Command

The device will automatically power up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Characteristics section for the specific timing parameters.

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device codes must be accessible while the device resides in the target system. The Am29LV800 contains an autoselect command operation that provides device information and sector protection status to the system. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacturer code of 01H. A read cycle from address XX01H returns the device code DAH/5BH for x8 configuration or 22DAH/225BH for x16 configuration (see Table 3). All manufacturer and device codes will exhibit odd parity with the MSB of the lower byte (DQ7) defined as the parity bit. Scanning the sector addresses (A12, A13, A14, A15, A16, A17 and A18) while (A6, A1, A0) = (0, 1, 0) will

produce a logical '1' code at device output DQ0 for a write protected sector (See Table 3).

To terminate the Autoselect operation, it is necessary to write the read/reset command sequence into the register.

Table 6. Am29LV800 Command Definitions (Notes 1-7)

Command Sequence (Note 1)		Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset/Read (Notes 2, 3, 7)		1	XXXXH	F0H	RA	RD								
Autoselect	Word	4	5555H	AAH	2AAAH	55H	5555H	90H						
	Byte		AAAAH		5555H		AAAAH							
Program	Word	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD				
(Notes 2, 3)	Byte		AAAAH		5555H		AAAAH							
Chip Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
	Byte		AAAAH		5555H		AAAAH		AAAAH		5555H		AAAAH	
Sector Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H
(Notes 2, 4)	Byte		AAAAH		5555H		AAAAH		AAAAH		5555H			
Sector Erase Suspend (Notes 4, 5)	Word /Byte	1	XXXXH	B0H										
Sector Erase Resume (Note 6)	Word /Byte	1	XXXXH	30H										

Notes:

1. *Bus operations are defined in Tables 1 and 2.*
2. *RA = Address of the memory location to be read.*
   PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{WE}$ *pulse.*
   SA = Address to the sector to be erased. The combination of the higher order address (A18-A12) will uniquely select any sector.
3. *RD = Data read from location RA during a read operation.*
   PD = Data to be programmed at location PA. Data is latched on the rising edge of $\overline{WE}$.
4. *Read and Byte program functions non-erasing sectors are allowed in the Erase Suspend mode.*
5. *Erase can be suspended during sector erase with Addr (don't care), Data (30H).*
6. *Erase can be resumed after suspend with Addr (don't care), Data (30H).*
7. *Read/Reset command can be used at any point during the command sequence to return the device to the read mode and reset the internal state machine.*

Word/Byte Programming

The device can be programmed on a word or byte basis. Programming is a four-bus-cycle operation. There are two "unlock" write cycles. These are followed by the program command and address/data write cycles. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs later, while the data is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs first. The rising edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs first, initiates programming using the Embedded Program Algorithm. Upon executing the write command, the system is **not** required to provide further controls or timing. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The status of the Embedded Program Algorithm operation can be determined three ways:

- $\overline{DATA}$ Polling of DQ7
- Checking the status of the toggle bit DQ6
- Checking the status of the RY/$\overline{BY}$ pin

Any commands written to the chip during the Embedded Program Algorithm will be ignored. If a hardware reset occurs during a programming operation, the data at that location will be corrupted.

Programming is allowed in any sequence and across sector boundaries. Beware that a data '0' cannot be programmed back to a '1'. Attempting to do so will cause the device to exceed programming time limits (DQ5 = 1) or result in an apparent success according to the data polling algorithm. However, reading the device after executing the Read/Reset operation will show that the data is still '0'. Only erase operations can convert '0's to '1's.

Figure 7 illustrates the Embedded Program™ Algorithm, using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles, followed by writing the erase "set up" command. Two more "unlock" write cycles are followed by the chip erase command.

Chip erase does **not** require the user to pre-program the device to all '0's prior to erase. Upon executing the Embedded Erase Algorithm command sequence, the device automatically programs and verifies the entire memory to an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The Embedded Erase Algorithm erase begins on the rising edge of the last $\overline{WE}$ or $\overline{CE}$ (whichever occurs first) pulse in the command sequence. The status of the Embedded Erase Algorithm operation can be determined three ways:

- $\overline{DATA}$ Polling of DQ7
- Checking the status of the toggle bit DQ6
- Checking the status of the RY/$\overline{BY}$ pin

Figure 8 illustrates the Embedded Erase Algorithm, using a typical command sequence and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" writes. These are followed by writing the erase "set up" command. Two more "unlock" writes are followed by the Sector Erase command (30H). The sector address (any address location within the desired sector) is latched on the falling edge of $\overline{WE}$ or $\overline{CE}$ (whichever occurs last) while the command (30H) is latched on the rising edge of $\overline{WE}$ or $\overline{CE}$ (whichever occurs first).

Multiple sectors can be specified for erase by writing the six bus cycle operation as described above and then following it by additional writes of the Sector Erase command to addresses of other sectors to be erased. The time between Sector Erase command writes must be less than 80 µs, otherwise that command will not be accepted. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 80 µs from the rising edge of the last $\overline{WE}$ (or $\overline{CE}$) will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{WE}$ (or $\overline{CE}$) occurs within the 80 µs time-out window, the timer is reset. During the 80 µs window, any command other than Sector Erase or Erase Suspend written to the device will reset the device back to Read mode. Once the 80 µs window has timed out, only the Erase suspend command is recognized. Note that although the Reset command is not recognized in the Erase Suspend mode, the device is available for read or program operations in sectors that are not erase suspended. The Erase Suspended and Erase Resume commands may be written as often as required during a sector erase operation. Hence, once erase has begun, it must ultimately complete unless Hardware Reset is initiated. Loading the sector erase registers may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does **not** require the user to program the device prior to erase. The device automatically preprograms all memory locations, within sectors to be erased, prior to electrical erase. When erasing a sector or sectors, the remaining unselected sectors or the write protected sectors are unaffected. The system is not required to provide any controls or timings during sector erase operations. The Erase Suspend and Erase Resume commands may be written as often as required during a sector erase operation.

Automatic sector erase operations begin on the rising edge of the $\overline{WE}$ (or $\overline{CE}$) pulse of the last sector erase command issued, and once the 80 µs timeout window has expired. The status of the sector erase operation can be determined three ways:

- $\overline{DATA}$ Polling of DQ7
- Checking the status of the toggle bit DQ6
- Checking the status of the RY/$\overline{BY}$ pin

Further status of device activity during the sector erase operation can be determined using toggle bits DQ2 and DQ3.

Figure 8 illustrates the Embedded Erase Algorithm, using a typical command sequence and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data read or programs in a sector not being erased. This command is applicable **only** during the Sector Erase operation, which includes the time-out period for Sector Erase. The Erase Suspend command will be ignored if written during the execution of the Chip Erase operation or Embedded Program Algorithm (but will reset the chip if written improperly during the command sequences.) Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation. Once in Erase Suspend, the device is available for read (note that in the Erase Suspend mode, the Reset/Read command is not required for read operations and is ignored) or program operations in sectors not being erased. Any other command written during the Erase Suspend mode will be ignored, except for the Erase Resume command. Writing the Erase Resume command

resumes the sector erase operation. The addresses are “don’t cares” when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during a Sector Erase operation, the chip will take between 0.1 µs and 20 µs to actually suspend the operation and go into erase suspended read mode (pseudo-read mode), at which time the user can read or program from a sector that is **not** erase suspended. Reading data in this mode is the same as reading from the standard read mode, except that the data must be read from sectors that have not been erase suspended.

Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ2 to toggle. Polling DQ2 on successive reads from a given sector provides the system the ability to determine if a sector is in Erase Suspend.

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Byte Program. This program mode is known as the erase suspend-program mode. Again, programming in this mode is the same as programming in the regular Byte Program mode, except that the data must be programmed to sectors that are not erase suspended. Successively reading from the erase suspended sector while the device is in the erase suspend-program mode will cause DQ2 to toggle. Completion of the erase suspend operation can be determined two ways:

- Checking the status of the toggle bit DQ2
- Checking the status of the RY/$\overline{BY}$ pin

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. However, another Erase Suspend command can be written after the device has resumed sector erase operations.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Write Operation Status

Address Sensitivity of Write Status Flags

Detailed in Table 7 are all the status flags that can be used to check the status of the device for current mode operation. During Sector Erase, the part provides the status flags automatically to the I/O ports. The information on DQ2 is address sensitive. This means that if an address from an erasing sector is consecutively read, then the DQ2 bit will toggle. However, DQ2 will not toggle if an address from a non-erasing sector is consecutively read. This allows the user to determine which sectors are erasing and which are not.

Once Erase Suspend is entered, address sensitivity still applies. If the address of a non-erasing sector (that is, one available for read) is provided, then stored data can be read from the device. If the address of an erasing sector (that is, one unavailable for read) is applied, the device will output its status bits. Confirmation of status bits can be done by doing consecutive reads to toggle DQ2, which is active throughout the Embedded Erase mode, including Erase Suspend.

In order to effectively use $\overline{\text{DATA}}$ Polling to determine if the device has entered into erase-suspended mode, it is necessary to apply a sector address from a sector being erased.

Table 7. Hardware Sequence Flags

	Status		DQ7	DQ6	DQ5	DQ3	DQ2	RY/$\overline{\text{BY}}$
In Progress	Byte and Word Programming		$\overline{\text{DQ7}}$	Toggle	0	0	No Toggle	0
	Program/Erase in Auto-Erase		0	Toggle	0	1	(Note 1)	0
	Erase Suspend Mode	Erase Sector Address	1	No Toggle	0	0	Toggle (Note 1)	1
		Non-Erase Sector Address	Data	Data	Data	Data	Data (Note 2)	1
	Program in Erase Suspend		$\overline{\text{DQ7}}$ (Note 2)	Toggle	0	0	1 (Note 2)	0
Exceeded Time Limits	Byte and Word Programming		$\overline{\text{DQ7}}$	Toggle	1	0	No Toggle	0
	Program/Erase in Auto-Erase		0	Toggle	1	1	(Note 3)	0
	Program in Erase Suspend		$\overline{\text{DQ7}}$	Toggle	1	0	No Toggle	0

Notes:

1. *DQ2 can be toggled when the sector address applied is that of an erasing or erase suspended sector. Conversely, DQ2 cannot be toggled when the sector address applied is that of a non-erasing or non-erase suspended sector. DQ2 is therefore used to determine which sectors are erasing or erase suspended and which are not.*
2. *These status flags apply when outputs are read from the address of a non-erase-suspended sector.*
3. *If DQ5 is high (exceeded timing limits), successive reads from a problem sector will cause DQ2 to toggle.*

DQ7: $\overline{\text{Data}}$ Polling

The Am29LV800 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the embedded algorithms are in progress or completed.

During the Embedded Program Algorithm, an attempt to read the device will produce the compliment of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. Note that just at the instant when DQ7 switches to true data, the other bits, DQ6-DQ0, may not yet be true data. However, they will all be true data on the next read from the device.

Please note that $\overline{\text{Data}}$ Polling (DQ7) may give an inaccurate result when an attempt is made to write to a protected sector. During an Embedded Erase Algorithm, an attempt to read the device will produce a '0' at the DQ7 output. Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce a '1' at DQ7.

For chip erase, the $\overline{\text{DATA}}$ Polling is valid (DQ7 = 1) after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six write pulse sequence. For sector erase, the $\overline{\text{DATA}}$ Polling is valid after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse. $\overline{\text{DATA}}$ Polling must be performed at sector

addresses within any of the sectors being erased and not a sector that is within a protected sector. Otherwise, the status may not be valid.

Just prior to the completion of Embedded Algorithm operations, DQ7 may change asynchronously while the output enable ($\overline{OE}$) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byteUs valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operations and DQ7 has valid data, DQ0–DQ6 may still provide write operation status. The valid data on DQ0–DQ7 can be read on the next successive read attempt.

The $\overline{DATA}$ Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, Erase Suspend, erase suspend-program mode, or sector erase time-out (see Table 7).

If the user attempts to write to a protected sector, $\overline{DATA}$ Polling will be activated for about 1 µs; the device will then return to read mode, with data from the protected sector unchanged. If the user attempts to erase a protected sector, Toggle Bit will be activated for about 50 µs; the device will then return to read mode, without having erased the protected sector.

See Figure 18 for the $\overline{DATA}$ Polling timing specifications and diagrams.

DQ6: Toggle Bit

The Am29LV800 also features a “Toggle Bit” as a method to indicate to the host system whether the embedded algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm, successive attempts to read data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm is completed, DQ6 will stop toggling and valid data can be read on the next successive attempts. During programming, the Toggle Bit is valid after the rising edge of the fourth $\overline{WE}$ pulse in the four-write-pulse sequence. During Chip erase, the Toggle Bit is valid after the rising edge of the sixth $\overline{WE}$ pulse in the six-write-pulse sequence. During Sector erase, the Toggle Bit is valid after the last rising edge of the sector erase $\overline{WE}$ pulse. The Toggle Bit is active during the Sector Erase time-out.

Either $\overline{CE}$ or $\overline{OE}$ toggling will cause DQ6 to toggle. If the user attempts to write to a protected sector, $\overline{DATA}$ Polling will be activated for about 1 µs; the device will then return to read mode, with data from the protected sector unchanged. If the user attempts to erase a protected sector, Toggle Bit will be activated for about 50 µs; the device will then return to read mode, without having erased the protected sector.

DQ5: Exceeded Timing Limits

DQ5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions, DQ5 will produce a ‘1’ indicating that the program or erase cycle was not successfully completed. Write operation status and reset command are the only operating functions under this condition. The device will draw active power under this condition.

The DQ5 failure condition will also appear if the user attempts to write a data ‘1’ to a bit that has already been programmed to a data ‘0’. In this case, the DQ5 failure condition is not guaranteed to happen, since the device was incorrectly used. Please note that programming a data ‘0’ to a data ‘1’ should never be attempted, and only erasure should be used for this purpose. If programming to a data ‘1’ is attempted, the device should be reset.

If the DQ5 failure condition is observed while in Sector Erase mode (that is, exceeded timing limits), then DQ2 can be used to determine which sector had the problem. This is especially useful when multiple sectors have been loaded for erase.

DQ3: Sector Erase Timer

After the completion of the initial Sector Erase command sequence, the Sector Erase time-out will begin. DQ3 will remain low until the time-out is complete. $\overline{DATA}$ Polling (DQ7) and Toggle Bit (DQ6) are also valid after the first sector erase command sequence.

If $\overline{DATA}$ Polling or the Toggle Bit indicates the device has been written with a valid Sector Erase command, DQ3 may be used to determine if the sector erase timer window is still open. If DQ3 is high (‘1’), the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by the $\overline{DATA}$ Polling or Toggle Bit. If DQ3 is low (‘0’), the device will accept additional sector erase commands. To be certain the command has been accepted, the software should check the status of DQ3 following each Sector Erase command. If DQ3 was high on the second status check, the command may not have been accepted.

It is recommended that the user guarantee the time between sector erase command writes be less than 80 µs by disabling the processor interrupts just for the duration of the Sector Erase (30H) commands. This approach will ensure that sequential sector erase command writes will be written to the device while the sector erase timer window is still open.

DQ2: Toggle Bit 2

This toggle bit, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ2 to toggle during the Embedded Erase Algorithm. If the device is in the erase suspend-read mode, successive reads from the erase-suspended sector will cause DQ2 to toggle. When the device is in the erase suspend-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic '1' at the DQ2 bit. Note that a sector which is selected for erase is not available for read in Erase Suspend mode. Other sectors which are not selected for Erase can be read in Erase Suspend.

DQ6 is different from DQ2 in that DQ6 toggles only when the standard program or erase, or erase suspend-program operation is in progress.

If the DQ5 failure condition is observed while in Sector Erase mode (that is, exceeded timing limits), the DQ2 toggle bit can give extra information. In this case, the normal function of DQ2 is modified. If DQ5 is at logic '1', then DQ2 will toggle with consecutive reads only at the sector address that caused the failure condition. DQ2 will toggle at the sector address where the failure occurred and will not toggle at other sector addresses.

RY/$\overline{\text{BY}}$: Ready/$\overline{\text{Busy}}$ Pin

The Am29LV800 provides a RY/$\overline{\text{BY}}$ open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or have been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/$\overline{\text{BY}}$ pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the Am29LV800 is placed in an Erase Suspend mode, the RY/$\overline{\text{BY}}$ output will be high. For programming, the RY/$\overline{\text{BY}}$ is valid (RY/$\overline{\text{BY}}$=0) after the rising edge of the fourth $\overline{\text{WE}}$ pulse in the four write pulse sequence. For chip erase, the RY/$\overline{\text{BY}}$ is valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six write pulse sequence. For sector erase, the RY/$\overline{\text{BY}}$ is also valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse.

Since the RY/$\overline{\text{BY}}$ pin is an open-drain output, several RY/$\overline{\text{BY}}$ pins can be tied together in parallel with a pull-up resistor to V_{CC}.

Table 8. Toggle Bit Status

Mode	DQ7	DQ6	DQ2
Program	$\overline{\text{DQ7}}$	Toggles	1
Erase	0	Toggles	Toggles
Erase-Suspend Read (Note 1) (Erase-Suspended Sector)	1	1	Toggles
Erase Suspend Program	$\overline{\text{DQ7}}$ (Note 2)	Toggles	1 (Note 2)

Notes:

1. *These status flags apply when outputs are read from a sector that has been erase suspended.*
2. *These status flags apply when outputs are read from the byte/word addresses of the non-erase suspended sector.*



Figure 2. RY/$\overline{\text{BY}}$ Timing Diagram

$\overline{\text{RESET}}$: Hardware Reset Pin

The $\overline{\text{RESET}}$ pin is an active low signal. A logic '0' on this pin will force the device out of any mode that is currently executing back to the reset state. This allows a system reset to take effect immediately without having to wait for the device to finish a long execution cycle. To avoid a potential bus contention during a system reset, the device is isolated from the data I/O bus by tristating the data output pins for the duration of the $\overline{\text{RESET}}$ pulse.

If $\overline{\text{RESET}}$ is asserted during a program or erase operation, the RY/$\overline{\text{BY}}$ pin will remain low until the reset operation is internally complete. This will require between 1 µs and 20 µs. Hence the RY/$\overline{\text{BY}}$ pin can be used to signal that the reset operation is complete. Otherwise, allow for the maximum reset time of 20 µs. If $\overline{\text{RESET}}$ is asserted when a program or erase operation is not executing (RY/$\overline{\text{BY}}$ pin is high), the reset operation will be complete within 500 ns.

Asserting $\overline{\text{RESET}}$ during a program or erase operation leaves erroneous data stored in the address locations being operated on at the time of device reset. These locations need updating after the reset operation is complete. See Figure 3 for timing specifications.

ICC4 (<250 µA max. for TTL/NMOS and <1 µA for CMOS), a standby mode, can be entered by applying V_{IL} or $V_{SS} \pm 0.3$ V to the $\overline{\text{RESET}}$ pin. ICC4 can be entered anytime regardless of the logical condition of the $\overline{\text{CE}}$ pin. Furthermore, entering ICC4 during a program or erase operation will leave erroneous data in the address locations being operated on at the time of the $\overline{\text{RESET}}$ pulse. These locations will need updating after the device resumes standard operations. After the $\overline{\text{RESET}}$ pin goes high, a minimum latency period of 50 ns must occur before a valid read can take place.

20478A-10

Figure 3. Device Reset During a Program or Erase Operation



20478A-11

Figure 4. Device Reset During Read Mode

Word/Byte Configuration

The $\overline{BYTE}$ pin of the Am29LV800 is used to set device data I/O pins in the byte or word configuration. If the $\overline{BYTE}$ pin is set at logic '1', the device is in word configuration, DQ0-15 are active and controlled by $\overline{CE}$ and $\overline{OE}$ (see figure 5).

If the $\overline{BYTE}$ pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–7 are active and controlled by $\overline{CE}$ and $\overline{OE}$. The data I/O pins DQ8-14 are tri-stated. In byte mode, the DQ15 pin is used as an input for the LSB (A-1) address function (see figure 6).



Figure 5. Timing Diagram for Word Mode Configuration



Figure 6. Timing Diagram for Byte Mode Configuration

Data Protection

The Am29LV800 is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power-up, the device automatically resets the internal state machine to the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of the command sequences.

The Am29LV800 incorporates several features to prevent inadvertent write cycles resulting from V_{CC} power-up and power-down transitions or system noise.

Low V_{CC} Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than VLKO (lock-out voltage). If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the user's responsibility to ensure that the control levels are logically correct when V_{CC} is above V_{LKO} (unless the $\overline{\text{RESET}}$ pin is asserted).

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on $\overline{\text{OE}}$, $\overline{\text{CE}}$, or $\overline{\text{WE}}$ will not change the command registers.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{\text{OE}} = V_{IL}$, $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{WE}} = V_{IH}$. To initiate a write, $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be logical zero while $\overline{\text{OE}}$ is a logical one.

Power-Up Write Inhibit

Power up of the device with $\overline{\text{WE}}=\overline{\text{CE}} = V_{IL}$ and $\overline{\text{OE}} = V_{IH}$ will not accept commands on the rising edge of $\overline{\text{WE}}$. The internal state machine is automatically reset to read mode on power up.

EMBEDDED ALGORITHMS



Figure 7. Embedded Program™ Algorithm

Embedded Program™ Algorithm

Bus Operation	Command Sequence	Comments
Standby*		
Write	Program	Valid Address/Data
Read		$\overline{\text{DATA}}$ Polling to Verify Programming
Standby*		Compare Data Output to Data Expected

** Device is either powered-down, erase inhibit, or program inhibit.*



Figure 8. Embedded Erase Algorithm

Embedded Erase™ Algorithm

Bus Operation	Command Sequence	Comments
Standby		
Write	Erase	
Read		$\overline{\text{DATA}}$ Polling to Verify Erasure
Standby		Compare Output to FFH

Data Polling Algorithm



Figure 9. Data Polling Algorithm

Toggle Bit Algorithm



Figure 10. Toggle Bit Algorithm



Figure 11. Maximum Negative Overshoot Waveform



Figure 12. Maximum Positive Overshoot Waveform

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Plastic Packages . . . . . -65°C to +150°C

Ambient Temperature
with Power Applied . . . . . -55°C to +125°C

Voltage with Respect to Ground
All pins except A9 (Note 1) . . . . -0.5 V to V_{CC} +4.5 V

V_{CC} (Note 1) . . . . . -0.5 V to +5.5 V

$\overline{RESET}$, $\overline{OE}$, A9 (Note 2) . . . . . -0.5 V to +13.0 V

Output Short Circuit Current (Note 3) . . . . . 200 mA

Notes:

1. *Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V. During voltage transitions, input and I/O pins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.*
2. *Minimum DC input voltage on A9 pin is -0.5 V. During voltage transitions, A9 may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.*
3. *No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T_A) . . . . . 0°C to +70°C

Industrial (I) Devices
Ambient Temperature (T_A) . . . . . -40°C to +85°C

Extended (E) Devices
Ambient Temperature (T_A) . . . . . -55°C to +125°C

V_{CC} Supply Voltages
V_{CC} for Am29LV800T/B-100, 120, 150
. . . . . +2.7 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS
CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CCMAX}$			±1.0	µA
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CCMAX}$, A9 = 13.0 V			35	µA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CCMAX}$			±1.0	µA
I_{CC1}	V_{CC} Active Read Current (Note 1)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	Byte		30	mA
			Word		35	
I_{CC2}	V_{CC} Active Write Current (Note 2)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$			35	mA
I_{CC3}	V_{CC} Standby Current	$V_{CC} = V_{CCMAX}$, $\overline{CE} = V_{CC} \pm 0.3$ V, $\overline{OE} = V_{IL}$, $\overline{RESET} = V_{CC} \pm 0.3$ V			5	µA
I_{CC4}	V_{CC} Standby Current During Reset	$V_{CC} = V_{CCMAX}$, $\overline{RESET} = V_{SS} \pm 0.3$ V			5	µA
I_{CC5}	Automatic Sleep Mode (Note 3)	$V_{IH} = V_{CC} \pm 0.3$ V, $V_{IL} = V_{SS} \pm 0.3$ V			5	µA
V_{IL}	Input Low Level			-0.5	0.8	V
V_{IH}	Input High Level			0.7x V_{CC}	V_{CC} +0.3	V
V_{ID}	Voltage for Autoselect and Sector Protect			11.5	12.5	V
V_{OL}	Output Low Level	I_{OL} = 5.8 mA, $V_{CC} = V_{CCMIN}$			0.45	V
V_{OH1}	Output High Voltage	I_{OH} = -2.0 mA, $V_{CC} = V_{CCMIN}$		0.85 V_{CC}		V
V_{OH2}		I_{OH} = -100 µA, $V_{CC} = V_{CCMIN}$		V_{CC} -0.4		V
V_{LKO}	Low V_{CC} Lock-out Voltage (Note 4)			2.3	2.5	V

V_{CC} = 2.7 V to 3.6 V

Notes:

1. *The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{OE}$ at V_{IH}.*
2. *I_{CC} active while Embedded Algorithm (program or erase) is in progress.*
3. *Automatic sleep mode enables the low power mode when addresses remain stable for 300 ns. Typical sleep mode current is 1 µA.*
4. *Not 100% tested.*

DC CHARACTERISTICS (continued)
TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC\,MAX}$			±1.0	µA
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CC\,MAX}$, A9 = V_{ID}			35	µA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC\,MAX}$			±1.0	µA
I_{CC1}	V_{CC} Active Read Current (Note 1)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	Byte		30	mA
			Word		35	
I_{CC2}	V_{CC} Active Write Current (Note 2)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$			35	mA
I_{CC3}	V_{CC} Standby Current	$V_{CC} = V_{CC\,MAX}$, $\overline{CE} = V_{IH}$, $\overline{RESET} = V_{IH}$			250	µA
I_{CC4}	V_{CC} Standby Current During Reset	$V_{CC} = V_{CC\,MAX}$, $\overline{CE} = V_{IH}$, $\overline{RESET} = V_{IL}$			250	µA
I_{CC5}	Automatic Sleep Mode (Note 3)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$			250	µA
V_{IL}	Input Low Level			-0.5	0.8	V
V_{IH}	Input High Level			2.0	V_{CC} + 0.5	V
V_{ID}	Voltage for Autoselect and Sector Protect			11.5	12.5	V
V_{OL}	Output Low Level	I_{OL} = 4.0 mA, $V_{CC} = V_{CC\,MIN}$			0.45	V
V_{OH}	Output High Level	I_{OH} = -2.0 mA, $V_{CC} = V_{CC\,MIN}$		2.4		V
V_{LKO}	Low V_{CC} Lock-Out Voltage (Note 4)			2.3	2.5	V

V_{CC} = 2.7 V to 3.6 V

Notes:

1. *The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{OE}$ at V_{IH}.*
2. *I_{CC} active while Embedded Algorithm (program or erase) is in progress.*
3. *Automatic sleep mode enables the low power mode when addresses remain stable for 300 ns. Typical sleep mode current is 80 µA.*
4. *Not 100% tested.*

AC CHARACTERISTICS

Read-only Operations Characteristics

Parameter Symbols		Description	Test Setup		-100	-120	-150	Unit
JEDEC	Standard							
t_{AVAV}	t_{RC}	Read Cycle Time		Min	100	120	150	ns
t_{AVQV}	t_{ACC}	Address to Output Delay $\overline{OE}$ = V_{IL}	$\overline{CE}$ = V_{IL}	Max	100	120	150	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE}$ = V_{IL}	Max	100	120	150	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	40	50	55	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output HIGH Z		Max	30	30	40	ns
t_{GHQZ}	t_{DF}	Output Enable to Output HIGH Z		Max	30	30	40	ns
t_{AXQX}	t_{OH}	Output Hold Time from Addresses, $\overline{CE}$ or $\overline{OE}$, Whichever Occurs First		Min	0	0	0	ns

Notes:

Input rise and fall times: 5 ns

Input pulse levels: 0.0 V to 3.0 V

Timing measurement reference level
Input: 1.5 V
Output: 1.5 V



Notes:

C_L = 30 pF for 100 ns

C_L = 100 pF for 120/150 ns

20478A-20

Figure 13. Test Conditions

AC CHARACTERISTICS

Write/Erase/Program Operations

Parameter Symbols					-100	-120	-150	Unit
JEDEC	Standard	Description						
t_{AVAV}	t_{WC}	Write Cycle Time		Min	100	120	150	ns
t_{AVWL}	t_{AS}	Address Setup Time		Min	0	0	0	ns
t_{WAX}	t_{AH}	Address Hold Time		Min	50	50	65	ns
t_{DVWH}	t_{DS}	Data Setup Time		Min	50	50	65	ns
t_{WHDX}	t_{DH}	Data Hold Time		Min	0	0	0	ns
	t_{OES}	Output Enable Sleep Time		Min	0	0	0	ns
	t_{OEH}	Output Enable Hold Time	Read	Min	0	0	0	ns
			Toggle and $\overline{\text{Data}}$ Polling	Min	10	10	10	ns
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write		Min	0	0	0	ns
t_{ELWL}	t_{CS}	$\overline{\text{CE}}$ Setup Time		Min	0	0	0	ns
t_{WHEH}	t_{CH}	$\overline{\text{CE}}$ Hold Time		Min	0	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width		Min	50	50	65	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High		Min	30	30	35	ns
t_{WHWH1}	t_{WHWH1}	Programming Operation	Word	Typ	11	11	11	µs
			Byte	Typ	9	9	9	µs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation		Typ	1	1	1	sec
	t_{VCS}	V_{CC} Set Up Time		Min	50	50	50	µs
	t_{RB}	Write Recovery Time from RY/$\overline{\text{BY}}$		Min	0	0	0	ns
	t_{RL}	$\overline{\text{RESET}}$ Low Time		Min	500	500	500	ns
	t_{RH}	$\overline{\text{RESET}}$ High Time Before Read		Min	50	50	50	ns
	t_{RPD}	$\overline{\text{RESET}}$ to Power Down Time		Min	20	20	20	µs
	t_{BUSY}	Program/Erase Valid to RY/$\overline{\text{BY}}$ Delay		Min	90	90	90	ns
	t_{ELFL}/t_{ELFH}	$\overline{\text{CE}}$ to $\overline{\text{BYTE}}$ Switching Low or High		Max	5	5	5	ns
	t_{FLQZ}	$\overline{\text{BYTE}}$ Switching Low to Output HIGH Z		Min	30	40	40	ns
	t_{FHQV}	$\overline{\text{BYTE}}$ Switching High to Output Active		Min	30	40	40	ns

Notes:

Duration of the program or erase operation is variable and is calculated in the internal algorithms.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



20478A-21

Figure 14. Input Waveforms and Measurement Levels

SWITCHING WAVEFORMS



20478A-22

Figure 15. AC Waveforms for Read Operations



20478A-23

Notes:

1. *D_{IN} is DATA input to the device.*
2. *DQ7 is the output of the complement of the data written to the device.*
3. *D_{OUT} is the output of the data written to the device.*

Figure 16. Write Operations Timings

SWITCHING WAVEFORMS



Notes:

1. *SA is the sector address for Sector Erase. Addresses = don't care for Chip Erase.*
2. *These waveforms are for the x16 mode.*

Figure 17. AC Waveforms for Chip/Sector Erase Operations



Note:

**DQ7 = Valid Data (The device has completed the embedded operation).*

Figure 18. AC Waveforms for $\overline{\text{Data}}$ Polling During Embedded Algorithm Operations

SWITCHING WAVEFORMS



Note:

**DQ6 stops toggling (The device has completed the embedded operation).*

Figure 19. AC Waveforms for Toggle Bit During Embedded Algorithm Operations



Figure 20. RY/$\overline{BY}$ Timing Diagram During Program/Erase Operations



Figure 21. $\overline{RESET}$ Timing Diagram

SWITCHING WAVEFORMS



Figure 22. $\overline{\text{BYTE}}$ Timing Diagram for Read Operation



Figure 23. $\overline{\text{BYTE}}$ Timing Diagram for Write Operations



Notes:

1. *All protected sectors unprotected.*
2. *All previously protected sectors are protected once again.*

Figure 24. Temporary Sector Unprotect Algorithm



Figure 25. Temporary Sector Unprotect Timing Diagram

AC CHARACTERISTICS

Write (Erase/Program) Operations

Alternate $\overline{CE}$ Controlled Writes

Parameter Symbols		Description			-100	-120	-150	Unit
JEDEC	Standard							
t_{AVAV}	t_{WC}	Write Cycle Time (Note 2)		Min	100	120	150	ns
t_{AVEL}	t_{AS}	Address Setup Time		Min	0	0	0	ns
t_{ELAX}	t_{AH}	Address Hold Time		Min	45	50	50	ns
t_{DVEH}	t_{DS}	Data Setup Time		Min	45	50	50	ns
t_{EHDX}	t_{DH}	Data Hold Time		Min	0	0	0	ns
	t_{OES}	Output Enable Setup Time		Min	0	0	0	ns
	t_{OEH}	Output Enable Hold Time	Read (Note 2)	Min	0	0	0	ns
			Toggle and $\overline{Data}$ Polling (2)	Min	10	10	10	ns
t_{GHEL}	t_{GHEL}	Read Recover Time Before Write		Min	0	0	0	ns
t_{WLEL}	t_{WS}	$\overline{WE}$ Setup Time		Min	0	0	0	ns
t_{EHWH}	t_{WH}	$\overline{WE}$ Hold Time		Min	0	0	0	ns
t_{ELEH}	t_{CP}	$\overline{CE}$ Pulse Width		Min	45	50	50	ns
t_{EHEL}	t_{CPH}	$\overline{CE}$ Pulse Width High		Min	20	20	20	ns
t_{WHWH1}	t_{WHWH1}	Programming Operation	Word	Typ	11	11	11	µs
			Byte	Typ	9	9	9	µs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)		Typ	1	1	1	sec
				Max	10	10	10	sec
	t_{FLQZ}	$\overline{BYTE}$ Switching Low to Output HIGH Z (2)		Max	30	30	30	ns

Notes:

1. *This does not include the preprogramming time.*
2. *Not 100% tested.*

SWITCHING WAVEFORMS



20478A-33

Notes:

1. *PA is address of the memory location to be programmed.*
2. *PD is data to be programmed at byte address.*
3. $\overline{DQ7}$ *is the output of the complement of the data written to the device.*
4. D_{OUT} *is the output of the data written to the device.*
5. *Figure indicates last two bus cycles of four bus cycle sequence.*
6. *These waveforms are for the x16 mode.*

Figure 26. Alternate $\overline{CE}$ Controlled Write Operation Timings

ERASE AND PROGRAM PERFORMANCE (Notes 4 and 5)

Parameter	Limits			Unit	Comments
	Min	Typ	Max		
Sector Erase Time		1.0 (Note 1)	15 (Note 3)	sec	Excludes 00H programming prior to erasure
Word Programming Time	9	11	5200 (Notes 2, 3)	µs	Excludes system-level overhead
Byte Programming Time	9	9	3600 (Notes 2, 3)	µs	Excludes system-level overhead
Chip Programming Time		6 (Note 1)	50 (Notes 2, 3)	sec	Excludes system-level overhead
Erase/Program Cycles	100,000	1,000,000		cycles	

Notes:

1. *25°C, 3.0 V V_{CC}, 100,000 cycles, typical pattern.*
2. *Although Embedded Algorithms allow for longer program and erase time, the actual time will be considerably less since bytes program or erase significantly faster than the worst case byte.*
3. *Under worst case conditions of 90°C, 2.7 V V_{CC}, 100,000 cycles.*
4. *System-level overhead is defined as the time required to execute the four bus cycle command necessary to program each byte. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00H before erasure.*
5. *The Embedded Algorithms allow for 2.5 ms byte program time. DQ5 = "1" only after a byte takes the theoretical maximum time to program. A minimal number of bytes may require significantly more programming pulses than the typical byte. The majority of the bytes will program within one or two pulses. This is demonstrated by the Typical and Maximum Programming Times listed above.*

LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to V_{SS} on all pins except I/O pins (Including A9 and $\overline{OE}$)	-1.0 V	13.0 V
Input Voltage with respect to V_{SS} on all I/O pins	-1.0 V	V_{CC} + 1.0 V
Current	-100 mA	+100 mA

Includes all pins except V_{CC}. Test conditions: V_{CC} = 3.0 V, one pin at a time.

PIN CAPACITANCE, 48-PIN TSOP

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C_{IN}	Input Capacitance	V_{IN} = 0	6	7.5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0	8.5	12	pF
C_{IN2}	Control Pin Capacitance	V_{IN} = 0	8	10	pF

Notes:

1. *Sampled, not 100% tested.*
2. *Test conditions T_A = 25°C, f = 1.0 MHz.*

PIN CAPACITANCE, 44-PIN PSOP

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{PP} = 0$	8	10	pF

Notes:

1. *Sampled, not 100% tested.*
2. *Test conditions $T_A = 25°C$, f = 1.0 MHz.*

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years

PHYSICAL DIMENSIONS*

TS 048
48-Pin Standard Thin Small Outline Package (measured in millimeters)



**For reference only, not drawn to scale. BSC is an ANSI standard for Basic Space Centering.*

PHYSICAL DIMENSIONS (continued)

TSR048
48-Pin Reverse Thin Small Outline Package (measured in millimeters)



16-038-TS48
TSR048
DA104
8-8-94 ae

PHYSICAL DIMENSIONS (continued)

SO 044
44-Pin Small Outline Package (measured in millimeters)



TOP VIEW



SIDE VIEW



END VIEW

16-038-SO44-2
SO 044
DA82
3-17-95 ae