|------------------------------------------------------------------------------| | ECO REPORT | | Page 1 | |------------------------------------------------------------------------------| | J:/PCB_Layout/Open_Work_Space/GENE_AD-PROTO/allegro/Size_B_2LAYERS.brd | | Mon Apr 21 11:09:25 2014 | |------------------------------------------------------------------------------| | NET CHANGES | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | | net name | type of change | pin_id | x | y | to net | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | GND_SIGNAL pins ADDED TO this existing net (pins not previously on any net) TP1.1 |------------------------------------------------------------------------------| | ECO REPORT | | Page 2 | |------------------------------------------------------------------------------| | J:/PCB_Layout/Open_Work_Space/GENE_AD-PROTO/allegro/Size_B_2LAYERS.brd | | Mon Apr 21 11:09:25 2014 | |------------------------------------------------------------------------------| | COMPONENT DEFINITION added to design | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | | device type | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | TESTPOINT_TP_KEYSTONE_5000S_COM |------------------------------------------------------------------------------| | ECO REPORT | | Page 3 | |------------------------------------------------------------------------------| | J:/PCB_Layout/Open_Work_Space/GENE_AD-PROTO/allegro/Size_B_2LAYERS.brd | | Mon Apr 21 11:09:25 2014 | |------------------------------------------------------------------------------| | COMPONENTS ADDED to design | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | | ref des | device type | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | TP1 TESTPOINT_TP_KEYSTONE_5000S_COM |------------------------------------------------------------------------------| | ECO REPORT | | Page 4 | |------------------------------------------------------------------------------| | J:/PCB_Layout/Open_Work_Space/GENE_AD-PROTO/allegro/Size_B_2LAYERS.brd | | Mon Apr 21 11:09:25 2014 | |------------------------------------------------------------------------------| | SLOT PROPERTIES added to design | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | | slot_id | x | y | property | value | |- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | TP1.1 PRIM_FILE .\pstchip.dat |------------------------------------------------------------------------------| | total ECO changes reported 4 | |------------------------------------------------------------------------------|