Index of /internal/projects/368000_DMO_DORADO/Project.Drawings/Project.EE.Dwgs/Allegro_How_To_Do_Stuff

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[ ]10-common-design-for-manufacturing-dfm-issues-and-how-to-solve-them.pdf2019-07-23 05:43 3.4M 
[ ]ALLEGRO_HotKeys.pdf2017-09-20 08:47 68K 
[ ]Allegro 16.6.pdf2013-07-20 17:35 1.9M 
[TXT]AllegroBoardSetUp.txt2019-03-12 09:08 5.5K 
[TXT]AllegroParameterFile.txt2016-03-29 07:12 675  
[ ]Alternate_shaped_pads_w_through.pdf2024-03-09 06:18 407K 
[ ]Annotating_Multi_section_parts.pdf2020-04-08 17:51 362K 
[TXT]AutoRenameRefDes.txt2024-07-10 09:59 2.3K 
[TXT]CadencePCBEtchLengthMatching.txt2023-11-15 06:24 1.7K 
[ ]Clearance_vs_Voltage.xls2017-01-26 05:20 26K 
[TXT]CopyBoardOutlineToLayer.txt2013-11-11 12:53 324  
[ ]DFM Handbook.pdf2023-10-12 09:52 5.7M 
[ ]Defining_BBVias.pdf2023-10-14 09:35 218K 
[TXT]ELEC_332_PCB_Layout.htm2013-07-17 13:27 29K 
[TXT]FOOTPRINT_DESIGN.txt2017-07-27 06:45 3.4K 
[ ]FlowCAD_AN_PSpice_Design_Hierarchy.pdf2019-02-07 06:43 148K 
[TXT]Gerbs_NC.txt2015-11-19 14:33 4.3K 
[ ]How to manage OrCAD parts at MBARI.docx2017-09-20 05:32 42K 
[ ]IPC Class 3 Design Guide.pdf2023-10-12 09:46 2.6M 
[TXT]LPKF_Circuit_Pro_CkList (2).txt2017-08-11 10:32 3.3K 
[TXT]LPKF_Circuit_Pro_CkList.txt2017-08-11 10:32 3.3K 
[TXT]Layout_Lib_to_Allegro_Lib.txt2013-06-24 06:00 1.8K 
[TXT]Layout_max_to_Allegro_brd.txt2014-03-14 10:10 886  
[TXT]LinearDimensioning.txt2018-12-17 14:16 1.4K 
[DIR]NCAB_PCB_GUIDELINES/2023-10-12 10:17 -  
[ ]OrCAD-Allegro-Translator-1.doc2014-03-17 14:24 49K 
[ ]OrCAD_Capture_17.2_2016_User_Guide.pdf2019-01-31 12:21 5.5M 
[ ]PCBDesignTutorialRevC.pdf2013-07-22 06:22 865K 
[TXT]PCB_Design_CkList.txt2019-04-08 14:28 16K 
[TXT]PDM_Standard_Suggestions.txt2018-03-01 14:47 1.1K 
[DIR]Panelization/2023-11-21 08:55 -  
[TXT]PlaceReplicate.txt2013-07-19 13:16 4.9K 
[ ]PowerPAD_Made_Easy_TI.pdf2016-03-25 07:11 57K 
[TXT]STEP_Models.txt2023-11-19 18:30 1.0K 
[ ]SW PDM Standard Install.docx2018-03-01 14:39 2.9M 
[TXT]Scoring_PCBs_AdvCkts.txt2018-02-22 11:43 1.0K 
[TXT]SnapToElements.txt2013-07-22 10:24 537  
[TXT]SolidModelBoardOnly.txt2019-01-08 12:12 192  
[ ]TechTalk_Conductive_or_Non-conductive_VIP_Fill.pdf2018-02-20 06:54 243K 
[ ]TechTalk_Highly_Reliable_Via_In_Pad_Design_February_2013.pdf2018-02-20 07:02 246K 
[ ]Thumbs.db2016-04-18 08:32 52K 
[ ]Tips_Tricks-2.pdf2013-07-20 15:56 1.2M 
[ ]Tips_Tricks.pdf2013-06-25 13:26 1.2M 
[ ]Using the Dimensioning Enviroment.pdf2015-11-17 11:14 831K 
[ ]Via Interconnect Holes June 2012 Final(1).pdf2018-02-20 06:54 180K 
[TXT]Via_SetUp.txt2014-02-14 04:24 1.0K 
[ ]Webinar_Constraint_Manager_Tips_und_Tricks.pdf2016-02-16 06:00 2.3M 
[ ]algrotutorial-1.pdf2013-07-17 07:27 683K 
[ ]capture_ug.pdf2014-01-16 12:37 2.7M 
[ ]design-reuse-subdesigns-modules.pdf2019-02-07 06:47 166K 
[ ]diffpair_definition(1).pdf2024-03-21 10:37 958K 
[ ]diffpairs_Cadence_App_Note_165.pdf2024-03-21 10:38 647K 
[ ]diffpairs_supplemental_notes.pdf2024-03-21 10:36 180K 
[ ]dxf_import_output.pdf2014-01-29 07:38 204K 
[ ]stp_cdnliveSV2006_patrick_Modules-1.pdf2013-07-19 12:53 1.7M 
[ ]stp_cdnlivesv2007_dilello.pdf2013-07-17 11:39 1.7M 
[ ]the-hitchhikers-guide-to-pcb-design.pdf2018-08-20 05:13 39M 
Apache/2.4.52 (Ubuntu) Server at docs.mbari.org Port 80